
Galina G. Yushina
Examiner (ID: 13939, Phone: (571)270-7440 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1160 |
| Issued Applications | 862 |
| Pending Applications | 107 |
| Abandoned Applications | 234 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5327959
[patent_doc_number] => 20090108436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-30
[patent_title] => 'SEMICONDUCTOR PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 12/099986
[patent_app_country] => US
[patent_app_date] => 2008-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9500
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20090108436.pdf
[firstpage_image] =>[orig_patent_app_number] => 12099986
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/099986 | SEMICONDUCTOR PACKAGE | Apr 8, 2008 | Abandoned |
Array
(
[id] => 6574692
[patent_doc_number] => 20100096647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-22
[patent_title] => 'LIGHT OUTPUT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/593311
[patent_app_country] => US
[patent_app_date] => 2008-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3003
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20100096647.pdf
[firstpage_image] =>[orig_patent_app_number] => 12593311
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/593311 | LIGHT OUTPUT DEVICE | Mar 30, 2008 | Abandoned |
Array
(
[id] => 6304447
[patent_doc_number] => 20100109151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-06
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/593518
[patent_app_country] => US
[patent_app_date] => 2008-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8344
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20100109151.pdf
[firstpage_image] =>[orig_patent_app_number] => 12593518
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/593518 | SEMICONDUCTOR DEVICE | Mar 27, 2008 | Abandoned |
Array
(
[id] => 5444215
[patent_doc_number] => 20090045441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-19
[patent_title] => 'CMOS image sensor package'
[patent_app_type] => utility
[patent_app_number] => 12/078175
[patent_app_country] => US
[patent_app_date] => 2008-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2436
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20090045441.pdf
[firstpage_image] =>[orig_patent_app_number] => 12078175
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/078175 | CMOS image sensor package | Mar 26, 2008 | Abandoned |
Array
(
[id] => 8759940
[patent_doc_number] => 08420460
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-16
[patent_title] => 'Method, structure and design structure for customizing history effects of SOI circuits'
[patent_app_type] => utility
[patent_app_number] => 12/055686
[patent_app_country] => US
[patent_app_date] => 2008-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 2799
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12055686
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/055686 | Method, structure and design structure for customizing history effects of SOI circuits | Mar 25, 2008 | Issued |
Array
(
[id] => 10016053
[patent_doc_number] => 09059074
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-16
[patent_title] => 'Integrated circuit package system with planar interconnect'
[patent_app_type] => utility
[patent_app_number] => 12/055526
[patent_app_country] => US
[patent_app_date] => 2008-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 17
[patent_no_of_words] => 4350
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12055526
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/055526 | Integrated circuit package system with planar interconnect | Mar 25, 2008 | Issued |
Array
(
[id] => 9184464
[patent_doc_number] => 08624402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-07
[patent_title] => 'Mock bump system for flip chip integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 12/055665
[patent_app_country] => US
[patent_app_date] => 2008-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 3610
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12055665
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/055665 | Mock bump system for flip chip integrated circuits | Mar 25, 2008 | Issued |
Array
(
[id] => 4856538
[patent_doc_number] => 20080265388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-30
[patent_title] => 'ULTRA THIN IMAGE SENSING CHIP PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 12/054716
[patent_app_country] => US
[patent_app_date] => 2008-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1391
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20080265388.pdf
[firstpage_image] =>[orig_patent_app_number] => 12054716
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/054716 | ULTRA THIN IMAGE SENSING CHIP PACKAGE | Mar 24, 2008 | Abandoned |
Array
(
[id] => 5469859
[patent_doc_number] => 20090243025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-01
[patent_title] => 'PIXEL STRUCTURE WITH A PHOTODETECTOR HAVING AN EXTENDED DEPLETION DEPTH'
[patent_app_type] => utility
[patent_app_number] => 12/054505
[patent_app_country] => US
[patent_app_date] => 2008-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4962
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0243/20090243025.pdf
[firstpage_image] =>[orig_patent_app_number] => 12054505
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/054505 | PIXEL STRUCTURE WITH A PHOTODETECTOR HAVING AN EXTENDED DEPLETION DEPTH | Mar 24, 2008 | Abandoned |
Array
(
[id] => 9300213
[patent_doc_number] => 08648444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Wafer scribe line structure for improving IC reliability'
[patent_app_type] => utility
[patent_app_number] => 12/054082
[patent_app_country] => US
[patent_app_date] => 2008-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 3321
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12054082
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/054082 | Wafer scribe line structure for improving IC reliability | Mar 23, 2008 | Issued |
Array
(
[id] => 4715334
[patent_doc_number] => 20080237856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-02
[patent_title] => 'Semiconductor Package and Method for Fabricating the Same'
[patent_app_type] => utility
[patent_app_number] => 12/054156
[patent_app_country] => US
[patent_app_date] => 2008-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12176
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20080237856.pdf
[firstpage_image] =>[orig_patent_app_number] => 12054156
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/054156 | Semiconductor Package and Method for Fabricating the Same | Mar 23, 2008 | Abandoned |
Array
(
[id] => 4756602
[patent_doc_number] => 20080308827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-18
[patent_title] => 'PROCESS FOR PREPARING A BONDING TYPE SEMICONDUCTOR SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 12/042561
[patent_app_country] => US
[patent_app_date] => 2008-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 19497
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20080308827.pdf
[firstpage_image] =>[orig_patent_app_number] => 12042561
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/042561 | PROCESS FOR PREPARING A BONDING TYPE SEMICONDUCTOR SUBSTRATE | Mar 4, 2008 | Abandoned |
Array
(
[id] => 5395115
[patent_doc_number] => 20090315178
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'CONDUCTIVE BUMP, METHOD FOR PRODUCING THE SAME, AND ELECTRONIC COMPONENT MOUNTED STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/522239
[patent_app_country] => US
[patent_app_date] => 2008-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8586
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20090315178.pdf
[firstpage_image] =>[orig_patent_app_number] => 12522239
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/522239 | Conductive bump, method for producing the same, and electronic component mounted structure | Mar 3, 2008 | Issued |
Array
(
[id] => 4957942
[patent_doc_number] => 20080272366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-06
[patent_title] => 'Field effect transistor having germanium nanorod and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/010806
[patent_app_country] => US
[patent_app_date] => 2008-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3937
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20080272366.pdf
[firstpage_image] =>[orig_patent_app_number] => 12010806
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/010806 | Field effect transistor having germanium nanorod and method of manufacturing the same | Jan 29, 2008 | Abandoned |
Array
(
[id] => 8982611
[patent_doc_number] => 08513730
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-20
[patent_title] => 'Semiconductor component with vertical structures having a high aspect ratio and method'
[patent_app_type] => utility
[patent_app_number] => 12/021736
[patent_app_country] => US
[patent_app_date] => 2008-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 9154
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12021736
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/021736 | Semiconductor component with vertical structures having a high aspect ratio and method | Jan 28, 2008 | Issued |
Array
(
[id] => 7535068
[patent_doc_number] => 08048692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-01
[patent_title] => 'LED light emitter with heat sink holder and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/010457
[patent_app_country] => US
[patent_app_date] => 2008-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2704
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/048/08048692.pdf
[firstpage_image] =>[orig_patent_app_number] => 12010457
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/010457 | LED light emitter with heat sink holder and method for manufacturing the same | Jan 24, 2008 | Issued |
Array
(
[id] => 4695500
[patent_doc_number] => 20080217684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-11
[patent_title] => 'Semiconductor device and manufacturing method thereof and power supply apparatus using the same'
[patent_app_type] => utility
[patent_app_number] => 12/011286
[patent_app_country] => US
[patent_app_date] => 2008-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8128
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0217/20080217684.pdf
[firstpage_image] =>[orig_patent_app_number] => 12011286
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/011286 | Semiconductor device and manufacturing method thereof and power supply apparatus using the same | Jan 24, 2008 | Abandoned |
Array
(
[id] => 4829292
[patent_doc_number] => 20080128811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-05
[patent_title] => 'SEMICONDUCTOR DEVICES WITH BURIED ISOLATION REGIONS'
[patent_app_type] => utility
[patent_app_number] => 12/018886
[patent_app_country] => US
[patent_app_date] => 2008-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6871
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20080128811.pdf
[firstpage_image] =>[orig_patent_app_number] => 12018886
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/018886 | SEMICONDUCTOR DEVICES WITH BURIED ISOLATION REGIONS | Jan 23, 2008 | Abandoned |
Array
(
[id] => 6227592
[patent_doc_number] => 20100182800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-22
[patent_title] => 'LINEAR LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/519303
[patent_app_country] => US
[patent_app_date] => 2007-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 17854
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20100182800.pdf
[firstpage_image] =>[orig_patent_app_number] => 12519303
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/519303 | LINEAR LIGHT-EMITTING DEVICE | Dec 4, 2007 | Abandoned |
Array
(
[id] => 8446702
[patent_doc_number] => 08288756
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-16
[patent_title] => 'Hetero-structured, inverted-T field effect transistor'
[patent_app_type] => utility
[patent_app_number] => 11/948235
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4165
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11948235
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/948235 | Hetero-structured, inverted-T field effect transistor | Nov 29, 2007 | Issued |