
Gary W. Cygiel
Examiner (ID: 19348, Phone: (571)270-1170 , Office: P/2137 )
| Most Active Art Unit | 2137 |
| Art Unit(s) | 2187, 2137, 2188 |
| Total Applications | 640 |
| Issued Applications | 458 |
| Pending Applications | 38 |
| Abandoned Applications | 153 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15137095
[patent_doc_number] => 10482015
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => Ownership tracking updates across multiple simultaneous operations
[patent_app_type] => utility
[patent_app_number] => 15/598837
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 9664
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15598837
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/598837 | Ownership tracking updates across multiple simultaneous operations | May 17, 2017 | Issued |
Array
(
[id] => 13569181
[patent_doc_number] => 20180336138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => METHOD AND SYSTEM FOR HARDWARE ACCELERATED READ-AHEAD CACHING
[patent_app_type] => utility
[patent_app_number] => 15/599201
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599201
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/599201 | Method and system for hardware accelerated read-ahead caching | May 17, 2017 | Issued |
Array
(
[id] => 16248090
[patent_doc_number] => 10747448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Reducing disturbance between adjacent regions of a memory device
[patent_app_type] => utility
[patent_app_number] => 15/598446
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4591
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15598446
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/598446 | Reducing disturbance between adjacent regions of a memory device | May 17, 2017 | Issued |
Array
(
[id] => 13569165
[patent_doc_number] => 20180336130
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => METHOD AND SYSTEM FOR IMPLEMENTING A NON-VOLATILE COUNTER USING NON-VOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/599237
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6478
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599237
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/599237 | Method and system for implementing a non-volatile counter using non-volatile memory | May 17, 2017 | Issued |
Array
(
[id] => 14886635
[patent_doc_number] => 10423357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-24
[patent_title] => Devices and methods for managing memory buffers
[patent_app_type] => utility
[patent_app_number] => 15/598893
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8759
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15598893
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/598893 | Devices and methods for managing memory buffers | May 17, 2017 | Issued |
Array
(
[id] => 15075605
[patent_doc_number] => 10467293
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-05
[patent_title] => Scalable distributed computing system for determining exact median and other quantiles in big data applications
[patent_app_type] => utility
[patent_app_number] => 15/599173
[patent_app_country] => US
[patent_app_date] => 2017-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 10350
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599173
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/599173 | Scalable distributed computing system for determining exact median and other quantiles in big data applications | May 17, 2017 | Issued |
Array
(
[id] => 11945092
[patent_doc_number] => 20170249244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-31
[patent_title] => 'METHOD AND APPARATUS FOR IMPROVING NON-UNIFORM MEMORY ACCESS'
[patent_app_type] => utility
[patent_app_number] => 15/595303
[patent_app_country] => US
[patent_app_date] => 2017-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6873
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15595303
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/595303 | Method and apparatus for improving non-uniform memory access | May 14, 2017 | Issued |
Array
(
[id] => 14489183
[patent_doc_number] => 10331379
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-25
[patent_title] => Memory controller for micro-threaded memory operations
[patent_app_type] => utility
[patent_app_number] => 15/486068
[patent_app_country] => US
[patent_app_date] => 2017-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 32
[patent_no_of_words] => 20213
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15486068
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/486068 | Memory controller for micro-threaded memory operations | Apr 11, 2017 | Issued |
Array
(
[id] => 14688875
[patent_doc_number] => 20190243553
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => STORAGE SYSTEM, COMPUTER-READABLE RECORDING MEDIUM, AND CONTROL METHOD FOR SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/328933
[patent_app_country] => US
[patent_app_date] => 2017-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21089
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16328933
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/328933 | Storage system, computer-readable recording medium, and control method for system that reconstructs and distributes data | Mar 27, 2017 | Issued |
Array
(
[id] => 12141792
[patent_doc_number] => 20180019875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-18
[patent_title] => 'SYSTEM AND METHOD FOR HIGH PERFORMANCE SECURE ACCESS TO A TRUSTED PLATFORM MODULE ON A HARDWARE VIRTUALIZATION PLATFORM'
[patent_app_type] => utility
[patent_app_number] => 15/471247
[patent_app_country] => US
[patent_app_date] => 2017-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7915
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15471247
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/471247 | SYSTEM AND METHOD FOR HIGH PERFORMANCE SECURE ACCESS TO A TRUSTED PLATFORM MODULE ON A HARDWARE VIRTUALIZATION PLATFORM | Mar 27, 2017 | Abandoned |
Array
(
[id] => 16574136
[patent_doc_number] => 10896059
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Dynamically allocating cache in a multi-tenant processing infrastructure
[patent_app_type] => utility
[patent_app_number] => 15/457801
[patent_app_country] => US
[patent_app_date] => 2017-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8231
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15457801
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/457801 | Dynamically allocating cache in a multi-tenant processing infrastructure | Mar 12, 2017 | Issued |
Array
(
[id] => 15167609
[patent_doc_number] => 10489299
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Systems and methods for caching data
[patent_app_type] => utility
[patent_app_number] => 15/457590
[patent_app_country] => US
[patent_app_date] => 2017-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13325
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15457590
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/457590 | Systems and methods for caching data | Mar 12, 2017 | Issued |
Array
(
[id] => 12262605
[patent_doc_number] => 20180081801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'MEMORY SYSTEM AND PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/457557
[patent_app_country] => US
[patent_app_date] => 2017-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 9660
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15457557
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/457557 | MEMORY SYSTEM AND PROCESSING SYSTEM | Mar 12, 2017 | Abandoned |
Array
(
[id] => 16408639
[patent_doc_number] => 10817191
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Storage system and method for thermal throttling via command arbitration
[patent_app_type] => utility
[patent_app_number] => 15/457676
[patent_app_country] => US
[patent_app_date] => 2017-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6834
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15457676
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/457676 | Storage system and method for thermal throttling via command arbitration | Mar 12, 2017 | Issued |
Array
(
[id] => 14668869
[patent_doc_number] => 10372335
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-06
[patent_title] => External memory for virtualization
[patent_app_type] => utility
[patent_app_number] => 15/424395
[patent_app_country] => US
[patent_app_date] => 2017-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 31147
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15424395
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/424395 | External memory for virtualization | Feb 2, 2017 | Issued |
Array
(
[id] => 18316504
[patent_doc_number] => 11630585
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-04-18
[patent_title] => Processing evacuation events in a storage array that includes a plurality of storage devices
[patent_app_type] => utility
[patent_app_number] => 15/419536
[patent_app_country] => US
[patent_app_date] => 2017-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 17437
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15419536
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/419536 | Processing evacuation events in a storage array that includes a plurality of storage devices | Jan 29, 2017 | Issued |
Array
(
[id] => 11606378
[patent_doc_number] => 20170123681
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'SHIFTING A DEFRAG OPERATION IN A MIRRORED SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/410105
[patent_app_country] => US
[patent_app_date] => 2017-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4085
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15410105
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/410105 | Shifting a defrag operation in a mirrored system | Jan 18, 2017 | Issued |
Array
(
[id] => 11570444
[patent_doc_number] => 20170109088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'SHIFTING A DEFRAG OPERATION IN A MIRRORED SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/403788
[patent_app_country] => US
[patent_app_date] => 2017-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4088
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15403788
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/403788 | Shifting a defrag operation in a mirrored system | Jan 10, 2017 | Issued |
Array
(
[id] => 15042619
[patent_doc_number] => 20190332314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => NETWORK INTERFACE CONTROLLER WITH NON-VOLATILE RANDOM ACCESS MEMORY WRITE PACKET LOG
[patent_app_type] => utility
[patent_app_number] => 16/465107
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5855
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16465107
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/465107 | Network interface controller with non-volatile random access memory write packet log | Dec 28, 2016 | Issued |
Array
(
[id] => 14982665
[patent_doc_number] => 10445244
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Method, system, and apparatus for page sizing extension
[patent_app_type] => utility
[patent_app_number] => 15/384054
[patent_app_country] => US
[patent_app_date] => 2016-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4922
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15384054
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/384054 | Method, system, and apparatus for page sizing extension | Dec 18, 2016 | Issued |