
Gene M. Munson
Examiner (ID: 14220)
| Most Active Art Unit | 2503 |
| Art Unit(s) | 2503, 2508, 2506, 2811, 2504 |
| Total Applications | 1069 |
| Issued Applications | 864 |
| Pending Applications | 9 |
| Abandoned Applications | 196 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4387239
[patent_doc_number] => 06294809
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-25
[patent_title] => 'Avalanche programmed floating gate memory cell structure with program element in polysilicon'
[patent_app_type] => 1
[patent_app_number] => 9/221360
[patent_app_country] => US
[patent_app_date] => 1998-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4404
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/294/06294809.pdf
[firstpage_image] =>[orig_patent_app_number] => 221360
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/221360 | Avalanche programmed floating gate memory cell structure with program element in polysilicon | Dec 27, 1998 | Issued |
Array
(
[id] => 4294001
[patent_doc_number] => 06211546
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-04-03
[patent_title] => 'Method of manufacturing nonvolatile semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 9/217811
[patent_app_country] => US
[patent_app_date] => 1998-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 20
[patent_no_of_words] => 6346
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/211/06211546.pdf
[firstpage_image] =>[orig_patent_app_number] => 217811
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/217811 | Method of manufacturing nonvolatile semiconductor memory device | Dec 21, 1998 | Issued |
Array
(
[id] => 4190413
[patent_doc_number] => 06160285
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-12
[patent_title] => 'Polysilicon electrode with increased surface area and method for making same'
[patent_app_type] => 1
[patent_app_number] => 9/217115
[patent_app_country] => US
[patent_app_date] => 1998-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2538
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/160/06160285.pdf
[firstpage_image] =>[orig_patent_app_number] => 217115
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/217115 | Polysilicon electrode with increased surface area and method for making same | Dec 20, 1998 | Issued |
Array
(
[id] => 4358985
[patent_doc_number] => 06291865
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-18
[patent_title] => 'Semiconductor device having improved on-off current characteristics'
[patent_app_type] => 1
[patent_app_number] => 9/217574
[patent_app_country] => US
[patent_app_date] => 1998-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 3829
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/291/06291865.pdf
[firstpage_image] =>[orig_patent_app_number] => 217574
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/217574 | Semiconductor device having improved on-off current characteristics | Dec 20, 1998 | Issued |
Array
(
[id] => 7636053
[patent_doc_number] => 06380607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-04-30
[patent_title] => 'Semiconductor device and method for reducing parasitic capacitance between data lines'
[patent_app_type] => B2
[patent_app_number] => 09/216874
[patent_app_country] => US
[patent_app_date] => 1998-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 4008
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/380/06380607.pdf
[firstpage_image] =>[orig_patent_app_number] => 09216874
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/216874 | Semiconductor device and method for reducing parasitic capacitance between data lines | Dec 20, 1998 | Issued |
Array
(
[id] => 4254001
[patent_doc_number] => 06091793
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-18
[patent_title] => 'Solid-state photographic device having a charge storage element for simultaneous shutter action'
[patent_app_type] => 1
[patent_app_number] => 9/204625
[patent_app_country] => US
[patent_app_date] => 1998-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 8863
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/091/06091793.pdf
[firstpage_image] =>[orig_patent_app_number] => 204625
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/204625 | Solid-state photographic device having a charge storage element for simultaneous shutter action | Nov 30, 1998 | Issued |
Array
(
[id] => 4423456
[patent_doc_number] => 06177688
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-23
[patent_title] => 'Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates'
[patent_app_type] => 1
[patent_app_number] => 9/198784
[patent_app_country] => US
[patent_app_date] => 1998-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5316
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/177/06177688.pdf
[firstpage_image] =>[orig_patent_app_number] => 198784
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/198784 | Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates | Nov 23, 1998 | Issued |
Array
(
[id] => 4244095
[patent_doc_number] => 06091121
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-18
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 9/190826
[patent_app_country] => US
[patent_app_date] => 1998-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 6135
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/091/06091121.pdf
[firstpage_image] =>[orig_patent_app_number] => 190826
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/190826 | Semiconductor device and method for manufacturing the same | Nov 11, 1998 | Issued |
Array
(
[id] => 1182002
[patent_doc_number] => 06740915
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-25
[patent_title] => 'CMOS imager cell having a buried contact'
[patent_app_type] => B1
[patent_app_number] => 09/190055
[patent_app_country] => US
[patent_app_date] => 1998-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 8090
[patent_no_of_claims] => 72
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/740/06740915.pdf
[firstpage_image] =>[orig_patent_app_number] => 09190055
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/190055 | CMOS imager cell having a buried contact | Nov 11, 1998 | Issued |
Array
(
[id] => 4257124
[patent_doc_number] => 06207981
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-27
[patent_title] => 'Charge-coupled device with potential barrier and charge storage regions'
[patent_app_type] => 1
[patent_app_number] => 9/187844
[patent_app_country] => US
[patent_app_date] => 1998-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 31
[patent_no_of_words] => 4188
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/207/06207981.pdf
[firstpage_image] =>[orig_patent_app_number] => 187844
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/187844 | Charge-coupled device with potential barrier and charge storage regions | Nov 5, 1998 | Issued |
Array
(
[id] => 4224649
[patent_doc_number] => 06040606
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-21
[patent_title] => 'Integrated circuit structure with dual thickness cobalt silicide layers and method for its manufacture'
[patent_app_type] => 1
[patent_app_number] => 9/187306
[patent_app_country] => US
[patent_app_date] => 1998-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 4387
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/040/06040606.pdf
[firstpage_image] =>[orig_patent_app_number] => 187306
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/187306 | Integrated circuit structure with dual thickness cobalt silicide layers and method for its manufacture | Nov 3, 1998 | Issued |
Array
(
[id] => 4419954
[patent_doc_number] => 06310933
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-30
[patent_title] => 'Charge transferring device and charge transferring method which can reduce floating diffusion capacitance'
[patent_app_type] => 1
[patent_app_number] => 9/177969
[patent_app_country] => US
[patent_app_date] => 1998-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 8589
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/310/06310933.pdf
[firstpage_image] =>[orig_patent_app_number] => 177969
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/177969 | Charge transferring device and charge transferring method which can reduce floating diffusion capacitance | Oct 25, 1998 | Issued |
Array
(
[id] => 4282200
[patent_doc_number] => 06281531
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-28
[patent_title] => 'Solid picture element'
[patent_app_type] => 1
[patent_app_number] => 9/177254
[patent_app_country] => US
[patent_app_date] => 1998-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 28
[patent_no_of_words] => 8924
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/281/06281531.pdf
[firstpage_image] =>[orig_patent_app_number] => 177254
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/177254 | Solid picture element | Oct 21, 1998 | Issued |
| 09/167255 | SEMICONDUCTOR CHIP THAT ISOLATES DRAM CELLS FROM THE PERIPHERAL CIRCUITRY AND REDUCES THE CELL LEAKAGE CURRENT | Oct 5, 1998 | Abandoned |
Array
(
[id] => 4222131
[patent_doc_number] => 06111279
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-29
[patent_title] => 'CCD type solid state image pick-up device'
[patent_app_type] => 1
[patent_app_number] => 9/152254
[patent_app_country] => US
[patent_app_date] => 1998-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 49
[patent_no_of_words] => 6429
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/111/06111279.pdf
[firstpage_image] =>[orig_patent_app_number] => 152254
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/152254 | CCD type solid state image pick-up device | Sep 13, 1998 | Issued |
Array
(
[id] => 4265690
[patent_doc_number] => 06259124
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-10
[patent_title] => 'Active pixel sensor with high fill factor blooming protection'
[patent_app_type] => 1
[patent_app_number] => 9/130665
[patent_app_country] => US
[patent_app_date] => 1998-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 2596
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/259/06259124.pdf
[firstpage_image] =>[orig_patent_app_number] => 130665
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/130665 | Active pixel sensor with high fill factor blooming protection | Aug 6, 1998 | Issued |
Array
(
[id] => 4311719
[patent_doc_number] => 06185270
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-06
[patent_title] => 'Solid state imaging device and method for driving the same'
[patent_app_type] => 1
[patent_app_number] => 9/129893
[patent_app_country] => US
[patent_app_date] => 1998-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 4214
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/185/06185270.pdf
[firstpage_image] =>[orig_patent_app_number] => 129893
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/129893 | Solid state imaging device and method for driving the same | Aug 5, 1998 | Issued |
Array
(
[id] => 4239134
[patent_doc_number] => 06075270
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-13
[patent_title] => 'Field effect transistor'
[patent_app_type] => 1
[patent_app_number] => 9/126844
[patent_app_country] => US
[patent_app_date] => 1998-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 26
[patent_no_of_words] => 6762
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/075/06075270.pdf
[firstpage_image] =>[orig_patent_app_number] => 126844
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/126844 | Field effect transistor | Jul 30, 1998 | Issued |
Array
(
[id] => 4179493
[patent_doc_number] => 06084255
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-04
[patent_title] => 'Gate array semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 9/126092
[patent_app_country] => US
[patent_app_date] => 1998-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 8175
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/084/06084255.pdf
[firstpage_image] =>[orig_patent_app_number] => 126092
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/126092 | Gate array semiconductor device | Jul 29, 1998 | Issued |
Array
(
[id] => 4422430
[patent_doc_number] => 06194749
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-27
[patent_title] => 'CCD type solid state image pickup device having double-structured charge transfer electrodes'
[patent_app_type] => 1
[patent_app_number] => 9/120466
[patent_app_country] => US
[patent_app_date] => 1998-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 74
[patent_figures_cnt] => 143
[patent_no_of_words] => 9884
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/194/06194749.pdf
[firstpage_image] =>[orig_patent_app_number] => 120466
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/120466 | CCD type solid state image pickup device having double-structured charge transfer electrodes | Jul 22, 1998 | Issued |