
Gene Nghia Auduong
Examiner (ID: 2491)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827, 2712, 2818, 2825 |
| Total Applications | 1939 |
| Issued Applications | 1863 |
| Pending Applications | 12 |
| Abandoned Applications | 67 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9890339
[patent_doc_number] => 08976606
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-10
[patent_title] => 'Voltage generating circuit and semiconductor device including the voltage generating circuit'
[patent_app_type] => utility
[patent_app_number] => 13/783055
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 8777
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13783055
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/783055 | Voltage generating circuit and semiconductor device including the voltage generating circuit | Feb 28, 2013 | Issued |
Array
(
[id] => 9039998
[patent_doc_number] => 20130242636
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-19
[patent_title] => 'ELECTROMECHANICAL INTEGRATED MEMORY ELEMENT AND ELECTRONIC MEMORY COMPRISING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/782263
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11400
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13782263
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/782263 | Electromechanical integrated memory element and electronic memory comprising the same | Feb 28, 2013 | Issued |
Array
(
[id] => 9160100
[patent_doc_number] => 20130308377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'Sensing Circuits And Phase Change Memory Devices Including The Same'
[patent_app_type] => utility
[patent_app_number] => 13/781997
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5574
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13781997
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/781997 | Sensing circuits and phase change memory devices including the same | Feb 28, 2013 | Issued |
Array
(
[id] => 9067011
[patent_doc_number] => 20130258767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'PHASE-CHANGE MEMORY CELL'
[patent_app_type] => utility
[patent_app_number] => 13/782477
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8379
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13782477
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/782477 | Phase-change memory cell | Feb 28, 2013 | Issued |
Array
(
[id] => 10027751
[patent_doc_number] => 09069652
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-30
[patent_title] => 'Integrated level shifting latch circuit and method of operation of such a latch circuit'
[patent_app_type] => utility
[patent_app_number] => 13/782077
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 6924
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13782077
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/782077 | Integrated level shifting latch circuit and method of operation of such a latch circuit | Feb 28, 2013 | Issued |
Array
(
[id] => 9870466
[patent_doc_number] => 08958247
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-17
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 13/782847
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 43
[patent_no_of_words] => 21379
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13782847
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/782847 | Semiconductor memory device | Feb 28, 2013 | Issued |
Array
(
[id] => 9684272
[patent_doc_number] => 20140241035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'RERAM FORMING WITH RESET AND ILOAD COMPENSATION'
[patent_app_type] => utility
[patent_app_number] => 13/781503
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11798
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13781503
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/781503 | ReRAM forming with reset and iload compensation | Feb 27, 2013 | Issued |
Array
(
[id] => 9203951
[patent_doc_number] => 20140003128
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/778849
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6039
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13778849
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/778849 | Semiconductor memory device | Feb 26, 2013 | Issued |
Array
(
[id] => 9959615
[patent_doc_number] => 09007829
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-14
[patent_title] => 'Memory repairing method, and memory controller and memory storage apparatus using the same'
[patent_app_type] => utility
[patent_app_number] => 13/778055
[patent_app_country] => US
[patent_app_date] => 2013-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 6329
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13778055
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/778055 | Memory repairing method, and memory controller and memory storage apparatus using the same | Feb 25, 2013 | Issued |
Array
(
[id] => 9002015
[patent_doc_number] => 20130223140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/775935
[patent_app_country] => US
[patent_app_date] => 2013-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 15431
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13775935
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/775935 | Semiconductor memory device | Feb 24, 2013 | Issued |
Array
(
[id] => 9146849
[patent_doc_number] => 20130301372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-14
[patent_title] => 'MEMORY DEVICE, MEMORY SYSTEM, AND POWER MANAGEMENT METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/773125
[patent_app_country] => US
[patent_app_date] => 2013-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6792
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13773125
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/773125 | Memory device, memory system, and power management method | Feb 20, 2013 | Issued |
Array
(
[id] => 9819323
[patent_doc_number] => 08929117
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-06
[patent_title] => 'Multi-chip package and memory system'
[patent_app_type] => utility
[patent_app_number] => 13/773305
[patent_app_country] => US
[patent_app_date] => 2013-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 6066
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13773305
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/773305 | Multi-chip package and memory system | Feb 20, 2013 | Issued |
Array
(
[id] => 9305215
[patent_doc_number] => 20140043888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-13
[patent_title] => 'METHOD OF OPERATING PSRAM AND RELATED MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/772342
[patent_app_country] => US
[patent_app_date] => 2013-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1356
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13772342
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/772342 | Method of operating PSRAM and related memory device | Feb 20, 2013 | Issued |
Array
(
[id] => 9819330
[patent_doc_number] => 08929125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-06
[patent_title] => 'Apparatus and methods for forming a memory cell using charge monitoring'
[patent_app_type] => utility
[patent_app_number] => 13/772056
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4122
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13772056
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/772056 | Apparatus and methods for forming a memory cell using charge monitoring | Feb 19, 2013 | Issued |
Array
(
[id] => 10884023
[patent_doc_number] => 08908410
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-09
[patent_title] => 'Nonvolatile semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 13/771466
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5671
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771466
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771466 | Nonvolatile semiconductor memory device | Feb 19, 2013 | Issued |
Array
(
[id] => 9705680
[patent_doc_number] => 08830760
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Semiconductor storage device'
[patent_app_type] => utility
[patent_app_number] => 13/771328
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 9801
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771328
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771328 | Semiconductor storage device | Feb 19, 2013 | Issued |
Array
(
[id] => 9664074
[patent_doc_number] => 08811070
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-08-19
[patent_title] => 'Write-tracking circuitry for memory devices'
[patent_app_type] => utility
[patent_app_number] => 13/769888
[patent_app_country] => US
[patent_app_date] => 2013-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5564
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13769888
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/769888 | Write-tracking circuitry for memory devices | Feb 18, 2013 | Issued |
Array
(
[id] => 9846022
[patent_doc_number] => 08947950
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/770150
[patent_app_country] => US
[patent_app_date] => 2013-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 22
[patent_no_of_words] => 7622
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13770150
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/770150 | Semiconductor device | Feb 18, 2013 | Issued |
Array
(
[id] => 9092771
[patent_doc_number] => 20130272082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'REFRESH CIRCUIT IN SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/770538
[patent_app_country] => US
[patent_app_date] => 2013-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5891
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13770538
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/770538 | Refresh circuit in semiconductor memory device | Feb 18, 2013 | Issued |
Array
(
[id] => 10871842
[patent_doc_number] => 08897054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'ROM device with keepers'
[patent_app_type] => utility
[patent_app_number] => 13/769438
[patent_app_country] => US
[patent_app_date] => 2013-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 6619
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13769438
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/769438 | ROM device with keepers | Feb 17, 2013 | Issued |