
Gene Nghia Auduong
Examiner (ID: 2491)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827, 2712, 2818, 2825 |
| Total Applications | 1939 |
| Issued Applications | 1863 |
| Pending Applications | 12 |
| Abandoned Applications | 67 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15199835
[patent_doc_number] => 10497418
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Selector threshold compensation
[patent_app_type] => utility
[patent_app_number] => 16/363440
[patent_app_country] => US
[patent_app_date] => 2019-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 17943
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16363440
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/363440 | Selector threshold compensation | Mar 24, 2019 | Issued |
Array
(
[id] => 15822615
[patent_doc_number] => 10636501
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-04-28
[patent_title] => Memory device with reduced neighbor word line interference using adjustable voltage on source-side unselected word line
[patent_app_type] => utility
[patent_app_number] => 16/356131
[patent_app_country] => US
[patent_app_date] => 2019-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 41
[patent_no_of_words] => 18933
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16356131
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/356131 | Memory device with reduced neighbor word line interference using adjustable voltage on source-side unselected word line | Mar 17, 2019 | Issued |
Array
(
[id] => 14572965
[patent_doc_number] => 20190214090
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/354866
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14166
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354866
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354866 | Memory system having semiconductor memory device that performs verify operations using various verify voltages | Mar 14, 2019 | Issued |
Array
(
[id] => 16249251
[patent_doc_number] => 10748625
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-08-18
[patent_title] => Dynamic programing of valley margins of a memory cell
[patent_app_type] => utility
[patent_app_number] => 16/295857
[patent_app_country] => US
[patent_app_date] => 2019-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 15426
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16295857
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/295857 | Dynamic programing of valley margins of a memory cell | Mar 6, 2019 | Issued |
Array
(
[id] => 15427401
[patent_doc_number] => 10546635
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-28
[patent_title] => Semiconductor apparatus capable of providing the same current to all memory elements
[patent_app_type] => utility
[patent_app_number] => 16/291879
[patent_app_country] => US
[patent_app_date] => 2019-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10692
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16291879
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/291879 | Semiconductor apparatus capable of providing the same current to all memory elements | Mar 3, 2019 | Issued |
Array
(
[id] => 16172616
[patent_doc_number] => 10714192
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Memory system
[patent_app_type] => utility
[patent_app_number] => 16/291281
[patent_app_country] => US
[patent_app_date] => 2019-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 24705
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16291281
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/291281 | Memory system | Mar 3, 2019 | Issued |
Array
(
[id] => 16185966
[patent_doc_number] => 10719298
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-07-21
[patent_title] => System for generating random noise with a magnetic device
[patent_app_type] => utility
[patent_app_number] => 16/284613
[patent_app_country] => US
[patent_app_date] => 2019-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 2844
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16284613
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/284613 | System for generating random noise with a magnetic device | Feb 24, 2019 | Issued |
Array
(
[id] => 15822609
[patent_doc_number] => 10636498
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-04-28
[patent_title] => Managing bit-line settling time in non-volatile memory
[patent_app_type] => utility
[patent_app_number] => 16/283441
[patent_app_country] => US
[patent_app_date] => 2019-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 28
[patent_no_of_words] => 24243
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16283441
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/283441 | Managing bit-line settling time in non-volatile memory | Feb 21, 2019 | Issued |
Array
(
[id] => 15580227
[patent_doc_number] => 10580505
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-03
[patent_title] => Erasing method used in flash memory
[patent_app_type] => utility
[patent_app_number] => 16/281517
[patent_app_country] => US
[patent_app_date] => 2019-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4715
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16281517
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/281517 | Erasing method used in flash memory | Feb 20, 2019 | Issued |
Array
(
[id] => 15611067
[patent_doc_number] => 10586600
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-10
[patent_title] => High-voltage shifter with reduced transistor degradation
[patent_app_type] => utility
[patent_app_number] => 16/259671
[patent_app_country] => US
[patent_app_date] => 2019-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 15615
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16259671
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/259671 | High-voltage shifter with reduced transistor degradation | Jan 27, 2019 | Issued |
Array
(
[id] => 15820433
[patent_doc_number] => 10635394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Binary-to-gray conversion circuit, related FIFO memory, integrated circuit and method
[patent_app_type] => utility
[patent_app_number] => 16/256449
[patent_app_country] => US
[patent_app_date] => 2019-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 7981
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16256449
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/256449 | Binary-to-gray conversion circuit, related FIFO memory, integrated circuit and method | Jan 23, 2019 | Issued |
Array
(
[id] => 15217389
[patent_doc_number] => 20190371381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => DATA OUTPUT BUFFER AND MEMORY DEVICE HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/253827
[patent_app_country] => US
[patent_app_date] => 2019-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7875
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16253827
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/253827 | Data output buffer having pull-up main driver and memory device having the data output buffer | Jan 21, 2019 | Issued |
Array
(
[id] => 16186880
[patent_doc_number] => 10720216
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-21
[patent_title] => Memory in which the channel potential of a memory cell in a non-selected NAND cell unit is increased
[patent_app_type] => utility
[patent_app_number] => 16/251419
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 28
[patent_no_of_words] => 9746
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251419
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251419 | Memory in which the channel potential of a memory cell in a non-selected NAND cell unit is increased | Jan 17, 2019 | Issued |
Array
(
[id] => 16034537
[patent_doc_number] => 10679695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-09
[patent_title] => Non-volatile memory device
[patent_app_type] => utility
[patent_app_number] => 16/249482
[patent_app_country] => US
[patent_app_date] => 2019-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 32
[patent_no_of_words] => 15474
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16249482
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/249482 | Non-volatile memory device | Jan 15, 2019 | Issued |
Array
(
[id] => 15611521
[patent_doc_number] => 10586832
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-10
[patent_title] => One-time programmable devices using gate-all-around structures
[patent_app_type] => utility
[patent_app_number] => 16/245223
[patent_app_country] => US
[patent_app_date] => 2019-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 89
[patent_no_of_words] => 27597
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16245223
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/245223 | One-time programmable devices using gate-all-around structures | Jan 9, 2019 | Issued |
Array
(
[id] => 14903781
[patent_doc_number] => 20190295656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => SRAM MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/240175
[patent_app_country] => US
[patent_app_date] => 2019-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4671
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16240175
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/240175 | SRAM memory having subarrays with common IO block | Jan 3, 2019 | Issued |
Array
(
[id] => 14284651
[patent_doc_number] => 20190139610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/238682
[patent_app_country] => US
[patent_app_date] => 2019-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8210
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16238682
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/238682 | Non-volatile semiconductor memory device in which memory cell threshold voltages are controlled in performing write operations | Jan 2, 2019 | Issued |
Array
(
[id] => 15518933
[patent_doc_number] => 10566060
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-18
[patent_title] => Memory device and program/erase method therefor
[patent_app_type] => utility
[patent_app_number] => 16/231727
[patent_app_country] => US
[patent_app_date] => 2018-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3520
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16231727
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/231727 | Memory device and program/erase method therefor | Dec 23, 2018 | Issued |
Array
(
[id] => 16201737
[patent_doc_number] => 10726912
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Apparatuses and methods for sensing a phase-change test cell and determining changes to the test cell resistance due to thermal exposure
[patent_app_type] => utility
[patent_app_number] => 16/227375
[patent_app_country] => US
[patent_app_date] => 2018-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2816
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16227375
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/227375 | Apparatuses and methods for sensing a phase-change test cell and determining changes to the test cell resistance due to thermal exposure | Dec 19, 2018 | Issued |
Array
(
[id] => 16132651
[patent_doc_number] => 10700093
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-06-30
[patent_title] => Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same
[patent_app_type] => utility
[patent_app_number] => 16/227889
[patent_app_country] => US
[patent_app_date] => 2018-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 8640
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16227889
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/227889 | Ferroelectric memory devices employing conductivity modulation of a thin semiconductor material or a two-dimensional charge carrier gas and methods of operating the same | Dec 19, 2018 | Issued |