George D Kirschbaum
Examiner (ID: 9114, Phone: (571)272-4232 , Office: P/2913 )
Most Active Art Unit | 2913 |
Art Unit(s) | 2922, 2913 |
Total Applications | 3474 |
Issued Applications | 3317 |
Pending Applications | 8 |
Abandoned Applications | 148 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 12844879
[patent_doc_number] => 20180173466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => STORAGE SYSTEM AND METHOD FOR STORAGE CONTROL
[patent_app_type] => utility
[patent_app_number] => 15/846798
[patent_app_country] => US
[patent_app_date] => 2017-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5810
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15846798
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/846798 | Storage system and method for storage control | Dec 18, 2017 | Issued |
Array
(
[id] => 13095391
[patent_doc_number] => 10067032
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-04
[patent_title] => Back-up and restoration of data between volatile and flash memory
[patent_app_type] => utility
[patent_app_number] => 15/806777
[patent_app_country] => US
[patent_app_date] => 2017-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 10259
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15806777
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/806777 | Back-up and restoration of data between volatile and flash memory | Nov 7, 2017 | Issued |
Array
(
[id] => 12234953
[patent_doc_number] => 20180067815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'POINT-IN-TIME COPY ON WRITE FOR GOLDEN IMAGE'
[patent_app_type] => utility
[patent_app_number] => 15/805227
[patent_app_country] => US
[patent_app_date] => 2017-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 18069
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15805227
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/805227 | Point-in-time copy on write for golden image | Nov 6, 2017 | Issued |
Array
(
[id] => 12891997
[patent_doc_number] => 20180189174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => METHOD FOR CREATING MULTI-NAMESPACE AND METHOD FOR ACCESSING DATA THEREIN
[patent_app_type] => utility
[patent_app_number] => 15/804797
[patent_app_country] => US
[patent_app_date] => 2017-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15804797
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/804797 | Method for creating multi-namespace and method for accessing data therein | Nov 5, 2017 | Issued |
Array
(
[id] => 13859633
[patent_doc_number] => 10191534
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-29
[patent_title] => Static power reduction in caches using deterministic naps
[patent_app_type] => utility
[patent_app_number] => 15/804785
[patent_app_country] => US
[patent_app_date] => 2017-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4543
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 369
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15804785
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/804785 | Static power reduction in caches using deterministic naps | Nov 5, 2017 | Issued |
Array
(
[id] => 16263148
[patent_doc_number] => 10754580
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Virtual partition management in a memory device
[patent_app_type] => utility
[patent_app_number] => 15/790690
[patent_app_country] => US
[patent_app_date] => 2017-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 12577
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15790690
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/790690 | Virtual partition management in a memory device | Oct 22, 2017 | Issued |
Array
(
[id] => 14218727
[patent_doc_number] => 20190121748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => HYBRID LOWER-LEVEL CACHE INCLUSION POLICY FOR CACHE HIERARCHY HAVING AT LEAST THREE CACHING LEVELS
[patent_app_type] => utility
[patent_app_number] => 15/790743
[patent_app_country] => US
[patent_app_date] => 2017-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5360
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15790743
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/790743 | Hybrid lower-level cache inclusion policy for cache hierarchy having at least three caching levels | Oct 22, 2017 | Issued |
Array
(
[id] => 14395457
[patent_doc_number] => 10311012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Media content playback with state prediction and caching
[patent_app_type] => utility
[patent_app_number] => 15/721138
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 14750
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721138
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721138 | Media content playback with state prediction and caching | Sep 28, 2017 | Issued |
Array
(
[id] => 14457677
[patent_doc_number] => 10324799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-18
[patent_title] => Enhanced application write performance
[patent_app_type] => utility
[patent_app_number] => 15/718825
[patent_app_country] => US
[patent_app_date] => 2017-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7364
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15718825
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/718825 | Enhanced application write performance | Sep 27, 2017 | Issued |
Array
(
[id] => 15012805
[patent_doc_number] => 10452548
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Preemptive cache writeback with transaction support
[patent_app_type] => utility
[patent_app_number] => 15/718564
[patent_app_country] => US
[patent_app_date] => 2017-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6440
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15718564
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/718564 | Preemptive cache writeback with transaction support | Sep 27, 2017 | Issued |
Array
(
[id] => 12120865
[patent_doc_number] => 20180004451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'Data Reading Method, Device and System'
[patent_app_type] => utility
[patent_app_number] => 15/708815
[patent_app_country] => US
[patent_app_date] => 2017-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 24115
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15708815
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/708815 | Data reading method, device and system | Sep 18, 2017 | Issued |
Array
(
[id] => 12331482
[patent_doc_number] => 09946487
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-17
[patent_title] => Method of moving files in hierarchical storage system
[patent_app_type] => utility
[patent_app_number] => 15/708251
[patent_app_country] => US
[patent_app_date] => 2017-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5531
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15708251
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/708251 | Method of moving files in hierarchical storage system | Sep 18, 2017 | Issued |
Array
(
[id] => 12244584
[patent_doc_number] => 20180077447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'DE-INTERLEAVING CIRCUIT AND DE-INTERLEAVING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/695345
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6607
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695345
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695345 | DE-INTERLEAVING CIRCUIT AND DE-INTERLEAVING METHOD | Sep 4, 2017 | Abandoned |
Array
(
[id] => 12053207
[patent_doc_number] => 20170329551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-16
[patent_title] => 'HANDLING FAILURE OF A COMMAND TO ADD A RECORD TO A LOG'
[patent_app_type] => utility
[patent_app_number] => 15/665399
[patent_app_country] => US
[patent_app_date] => 2017-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5211
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15665399
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/665399 | Handling failure of a command to add a record to a log | Jul 30, 2017 | Issued |
Array
(
[id] => 12474636
[patent_doc_number] => 09990130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-05
[patent_title] => Nonvolatile memory device and operation method of storage device including the nonvolatile memory device
[patent_app_type] => utility
[patent_app_number] => 15/654852
[patent_app_country] => US
[patent_app_date] => 2017-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 10492
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15654852
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/654852 | Nonvolatile memory device and operation method of storage device including the nonvolatile memory device | Jul 19, 2017 | Issued |
Array
(
[id] => 17379742
[patent_doc_number] => 11237757
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Data storage for accelerating functions
[patent_app_type] => utility
[patent_app_number] => 15/645951
[patent_app_country] => US
[patent_app_date] => 2017-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 10091
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15645951
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/645951 | Data storage for accelerating functions | Jul 9, 2017 | Issued |
Array
(
[id] => 13797099
[patent_doc_number] => 20190012088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-10
[patent_title] => System and Method to Allocate Available High Bandwidth Memory to UEFI Pool Services
[patent_app_type] => utility
[patent_app_number] => 15/645702
[patent_app_country] => US
[patent_app_date] => 2017-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5628
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15645702
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/645702 | System and method to allocate available high bandwidth memory to UEFI pool services | Jul 9, 2017 | Issued |
Array
(
[id] => 13738353
[patent_doc_number] => 20180373646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => CACHE UNIT USEFUL FOR SECURE EXECUTION
[patent_app_type] => utility
[patent_app_number] => 15/629978
[patent_app_country] => US
[patent_app_date] => 2017-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9982
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15629978
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/629978 | CACHE UNIT USEFUL FOR SECURE EXECUTION | Jun 21, 2017 | Abandoned |
Array
(
[id] => 13740105
[patent_doc_number] => 20180374522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => PREINSTALL OF PARTIAL STORE CACHE LINES
[patent_app_type] => utility
[patent_app_number] => 15/629923
[patent_app_country] => US
[patent_app_date] => 2017-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15629923
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/629923 | Preinstall of partial store cache lines | Jun 21, 2017 | Issued |
Array
(
[id] => 14298839
[patent_doc_number] => 10289546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Memory management method, memory control circuit unit and memory storage device
[patent_app_type] => utility
[patent_app_number] => 15/611789
[patent_app_country] => US
[patent_app_date] => 2017-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 9920
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15611789
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/611789 | Memory management method, memory control circuit unit and memory storage device | Jun 1, 2017 | Issued |