
George Robert Evanisko
Examiner (ID: 7453, Phone: (571)272-4945 , Office: P/3762 )
| Most Active Art Unit | 3762 |
| Art Unit(s) | 3792, 3737, 3305, 3762 |
| Total Applications | 2169 |
| Issued Applications | 1477 |
| Pending Applications | 268 |
| Abandoned Applications | 453 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17879057
[patent_doc_number] => 11451089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-20
[patent_title] => Charger antenna unit, charger device, and device to be charged
[patent_app_type] => utility
[patent_app_number] => 16/408048
[patent_app_country] => US
[patent_app_date] => 2019-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 26
[patent_no_of_words] => 15029
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16408048
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/408048 | Charger antenna unit, charger device, and device to be charged | May 8, 2019 | Issued |
Array
(
[id] => 16845920
[patent_doc_number] => 11018016
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-25
[patent_title] => Hybrid evolutionary algorithm for triple-patterning
[patent_app_type] => utility
[patent_app_number] => 16/401912
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 40
[patent_no_of_words] => 10244
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16401912
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/401912 | Hybrid evolutionary algorithm for triple-patterning | May 1, 2019 | Issued |
Array
(
[id] => 17078466
[patent_doc_number] => 11114885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-07
[patent_title] => Transmitter and receiver structures for near-field wireless power charging
[patent_app_type] => utility
[patent_app_number] => 16/379689
[patent_app_country] => US
[patent_app_date] => 2019-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4659
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16379689
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/379689 | Transmitter and receiver structures for near-field wireless power charging | Apr 8, 2019 | Issued |
Array
(
[id] => 14873043
[patent_doc_number] => 20190286763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => TECHNIQUES FOR IMPROVING SECURITY OF CIRCUITRY DESIGNS BASED ON A HARDWARE DESCRIPTION LANGUAGE
[patent_app_type] => utility
[patent_app_number] => 16/354002
[patent_app_country] => US
[patent_app_date] => 2019-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22684
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354002
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354002 | Techniques for improving security of circuitry designs based on a hardware description language | Mar 13, 2019 | Issued |
Array
(
[id] => 16552087
[patent_doc_number] => 10885248
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-01-05
[patent_title] => Method for modeling glitches during circuit simulation
[patent_app_type] => utility
[patent_app_number] => 16/352681
[patent_app_country] => US
[patent_app_date] => 2019-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 14785
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16352681
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/352681 | Method for modeling glitches during circuit simulation | Mar 12, 2019 | Issued |
Array
(
[id] => 16409087
[patent_doc_number] => 10817642
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-10-27
[patent_title] => Systems and methods for reserving IC design spacing for power net routing
[patent_app_type] => utility
[patent_app_number] => 16/352386
[patent_app_country] => US
[patent_app_date] => 2019-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 29
[patent_no_of_words] => 8830
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16352386
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/352386 | Systems and methods for reserving IC design spacing for power net routing | Mar 12, 2019 | Issued |
Array
(
[id] => 15091033
[patent_doc_number] => 20190340327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => AUTOMATIC DEFINITION AND EXTRACTION OF FUNCTIONAL COVERAGE METRIC FORM EMULATION-BASED VERIFICATION
[patent_app_type] => utility
[patent_app_number] => 16/297324
[patent_app_country] => US
[patent_app_date] => 2019-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10978
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16297324
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/297324 | Automatic definition and extraction of functional coverage metric for emulation-based verification | Mar 7, 2019 | Issued |
Array
(
[id] => 16944635
[patent_doc_number] => 11056892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Battery monitoring
[patent_app_type] => utility
[patent_app_number] => 16/285697
[patent_app_country] => US
[patent_app_date] => 2019-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4632
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16285697
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/285697 | Battery monitoring | Feb 25, 2019 | Issued |
Array
(
[id] => 16552090
[patent_doc_number] => 10885251
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-05
[patent_title] => Software integration into hardware verification
[patent_app_type] => utility
[patent_app_number] => 16/282442
[patent_app_country] => US
[patent_app_date] => 2019-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3994
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16282442
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/282442 | Software integration into hardware verification | Feb 21, 2019 | Issued |
Array
(
[id] => 16592910
[patent_doc_number] => 10902177
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-01-26
[patent_title] => Reconfigurable switch for a computing system
[patent_app_type] => utility
[patent_app_number] => 16/280135
[patent_app_country] => US
[patent_app_date] => 2019-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7129
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16280135
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/280135 | Reconfigurable switch for a computing system | Feb 19, 2019 | Issued |
Array
(
[id] => 14444203
[patent_doc_number] => 20190179975
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => COMMUNICATION AT THE SPEED OF LIGHT OVER AN ON-CHIP INTERCONNECT
[patent_app_type] => utility
[patent_app_number] => 16/280365
[patent_app_country] => US
[patent_app_date] => 2019-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5451
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16280365
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/280365 | Communication at the speed of light over an on-chip interconnect | Feb 19, 2019 | Issued |
Array
(
[id] => 16447203
[patent_doc_number] => 10839132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Automatic cover point generation based on register transfer level analysis
[patent_app_type] => utility
[patent_app_number] => 16/279936
[patent_app_country] => US
[patent_app_date] => 2019-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 5097
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16279936
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/279936 | Automatic cover point generation based on register transfer level analysis | Feb 18, 2019 | Issued |
Array
(
[id] => 16180956
[patent_doc_number] => 20200227925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => BATTERY MANAGEMENT APPARATUS, BATTERY MANAGEMENT METHOD, AND ENERGY STORAGE SYSTEM INCLUDING THE BATTERY MANAGEMENT APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/649100
[patent_app_country] => US
[patent_app_date] => 2019-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8371
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16649100
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/649100 | Battery management apparatus, battery management method, and energy storage system including the battery management apparatus | Feb 10, 2019 | Issued |
Array
(
[id] => 17469091
[patent_doc_number] => 11275568
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-15
[patent_title] => Generating a synchronous digital circuit from a source code construct defining a function call
[patent_app_type] => utility
[patent_app_number] => 16/247181
[patent_app_country] => US
[patent_app_date] => 2019-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7788
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16247181
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/247181 | Generating a synchronous digital circuit from a source code construct defining a function call | Jan 13, 2019 | Issued |
Array
(
[id] => 18461010
[patent_doc_number] => 11685291
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => System and method for designing and controlling a dual energy storage system
[patent_app_type] => utility
[patent_app_number] => 16/956543
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 23
[patent_no_of_words] => 12474
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16956543
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/956543 | System and method for designing and controlling a dual energy storage system | Dec 20, 2018 | Issued |
Array
(
[id] => 17131067
[patent_doc_number] => 20210305836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => DC Micro-Grid System, Charging Loop Circuit and Control Method Thereof
[patent_app_type] => utility
[patent_app_number] => 17/261916
[patent_app_country] => US
[patent_app_date] => 2018-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17261916
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/261916 | DC micro-grid system, charging loop circuit and control method thereof | Dec 18, 2018 | Issued |
Array
(
[id] => 14692637
[patent_doc_number] => 20190245434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => Detection Circuit and Electronic Device Using the Same
[patent_app_type] => utility
[patent_app_number] => 16/224417
[patent_app_country] => US
[patent_app_date] => 2018-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16224417
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/224417 | Detection circuit and electronic device using the same | Dec 17, 2018 | Issued |
Array
(
[id] => 16373019
[patent_doc_number] => 10804793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Variable zero voltage switching (ZVS) hybrid controller for power factor corrector (PFC)
[patent_app_type] => utility
[patent_app_number] => 16/224214
[patent_app_country] => US
[patent_app_date] => 2018-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5767
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 317
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16224214
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/224214 | Variable zero voltage switching (ZVS) hybrid controller for power factor corrector (PFC) | Dec 17, 2018 | Issued |
Array
(
[id] => 17003070
[patent_doc_number] => 11081898
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Electrical battery de-bonding
[patent_app_type] => utility
[patent_app_number] => 16/222729
[patent_app_country] => US
[patent_app_date] => 2018-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7371
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16222729
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/222729 | Electrical battery de-bonding | Dec 16, 2018 | Issued |
Array
(
[id] => 16082323
[patent_doc_number] => 20200195148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => Power Converter Module
[patent_app_type] => utility
[patent_app_number] => 16/223072
[patent_app_country] => US
[patent_app_date] => 2018-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3051
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16223072
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/223072 | Power converter module | Dec 16, 2018 | Issued |