
Gerald J. Sufleta Ii
Examiner (ID: 2353, Phone: (571)272-4279 , Office: P/2875 )
| Most Active Art Unit | 2875 |
| Art Unit(s) | 2875 |
| Total Applications | 836 |
| Issued Applications | 609 |
| Pending Applications | 61 |
| Abandoned Applications | 180 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18849084
[patent_doc_number] => 20230411488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE HAVING GATE ELECTRODES WITH DOPANT OF DIFFERENT CONDUCTIVE TYPES
[patent_app_type] => utility
[patent_app_number] => 17/844971
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6659
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17844971
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/844971 | Semiconductor device having gate electrodes with dopant of different conductive types | Jun 20, 2022 | Issued |
Array
(
[id] => 18848839
[patent_doc_number] => 20230411243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => TRANSISTOR DIE WITH PRIMARY AND ANCILLARY TRANSISTOR ELEMENTS
[patent_app_type] => utility
[patent_app_number] => 17/807841
[patent_app_country] => US
[patent_app_date] => 2022-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18091
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17807841
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/807841 | Transistor die with primary and ancillary transistor elements | Jun 19, 2022 | Issued |
Array
(
[id] => 19153851
[patent_doc_number] => 11978775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Method of fabricating semiconductor devices including a fin field effect transistor
[patent_app_type] => utility
[patent_app_number] => 17/841873
[patent_app_country] => US
[patent_app_date] => 2022-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 7331
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17841873
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/841873 | Method of fabricating semiconductor devices including a fin field effect transistor | Jun 15, 2022 | Issued |
Array
(
[id] => 17900990
[patent_doc_number] => 20220310652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/838644
[patent_app_country] => US
[patent_app_date] => 2022-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12217
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17838644
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/838644 | Three-dimensional semiconductor memory devices | Jun 12, 2022 | Issued |
Array
(
[id] => 18789301
[patent_doc_number] => 20230377952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => Gallium Nitride Device with Field Plate Structure and Method of Manufacturing the Same
[patent_app_type] => utility
[patent_app_number] => 17/835983
[patent_app_country] => US
[patent_app_date] => 2022-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17835983
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/835983 | Gallium nitride device with field plate structure and method of manufacturing the same | Jun 8, 2022 | Issued |
Array
(
[id] => 19664333
[patent_doc_number] => 12178037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Method of manufacturing semiconductor device with word lines
[patent_app_type] => utility
[patent_app_number] => 17/831892
[patent_app_country] => US
[patent_app_date] => 2022-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 8247
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17831892
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/831892 | Method of manufacturing semiconductor device with word lines | Jun 2, 2022 | Issued |
Array
(
[id] => 18821252
[patent_doc_number] => 20230395593
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => SEMICONDUCTOR DEVICE WITH GUARD RING
[patent_app_type] => utility
[patent_app_number] => 17/830480
[patent_app_country] => US
[patent_app_date] => 2022-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17830480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/830480 | Semiconductor device with guard ring | Jun 1, 2022 | Issued |
Array
(
[id] => 18821253
[patent_doc_number] => 20230395594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR DEVICE WITH GUARD RING
[patent_app_type] => utility
[patent_app_number] => 17/830723
[patent_app_country] => US
[patent_app_date] => 2022-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9188
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17830723
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/830723 | Method for fabricating semiconductor device with guard ring | Jun 1, 2022 | Issued |
Array
(
[id] => 19937024
[patent_doc_number] => 12310246
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => Fabricating an electroconductive contact on a top surface of a tunneling magnetoresistance element
[patent_app_type] => utility
[patent_app_number] => 17/804680
[patent_app_country] => US
[patent_app_date] => 2022-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 76
[patent_no_of_words] => 1871
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17804680
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/804680 | Fabricating an electroconductive contact on a top surface of a tunneling magnetoresistance element | May 30, 2022 | Issued |
Array
(
[id] => 20622863
[patent_doc_number] => 12590363
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-31
[patent_title] => Apparatus for single chamber deposition and etch
[patent_app_type] => utility
[patent_app_number] => 17/825229
[patent_app_country] => US
[patent_app_date] => 2022-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 1145
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17825229
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/825229 | Apparatus for single chamber deposition and etch | May 25, 2022 | Issued |
Array
(
[id] => 19286458
[patent_doc_number] => 20240222938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => MANUFACTURING OF SURFACE EMITTING LASERS INCLUDING AN INTEGRATED METASTRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/289168
[patent_app_country] => US
[patent_app_date] => 2022-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18289168
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/289168 | MANUFACTURING OF SURFACE EMITTING LASERS INCLUDING AN INTEGRATED METASTRUCTURE | May 3, 2022 | Pending |
Array
(
[id] => 17811068
[patent_doc_number] => 20220262903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING METAL-2 DIMENSIONAL MATERIAL-SEMICONDUCTOR CONTACT
[patent_app_type] => utility
[patent_app_number] => 17/735475
[patent_app_country] => US
[patent_app_date] => 2022-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6503
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17735475
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/735475 | Semiconductor device including metal-2 dimensional material-semiconductor contact | May 2, 2022 | Issued |
Array
(
[id] => 19918645
[patent_doc_number] => 12294024
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-06
[patent_title] => Method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/660729
[patent_app_country] => US
[patent_app_date] => 2022-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17660729
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/660729 | Method of manufacturing semiconductor device | Apr 25, 2022 | Issued |
Array
(
[id] => 17764984
[patent_doc_number] => 20220238597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => PIXEL-TYPE SEMICONDUCTOR LIGHT-EMITTING DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/658960
[patent_app_country] => US
[patent_app_date] => 2022-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13340
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17658960
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/658960 | Pixel-type semiconductor light-emitting device and method of manufacturing the same | Apr 11, 2022 | Issued |
Array
(
[id] => 18696485
[patent_doc_number] => 20230326924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => STRUCTURE HAVING DIFFERENT GATE DIELECTRIC WIDTHS IN DIFFERENT REGIONS OF SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 17/658914
[patent_app_country] => US
[patent_app_date] => 2022-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17658914
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/658914 | Structure having different gate dielectric widths in different regions of substrate | Apr 11, 2022 | Issued |
Array
(
[id] => 17917504
[patent_doc_number] => 20220319900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => SELECTIVE DONOR PLATES, METHODS OF FABRICATION AND USES THEREOF FOR ASSEMBLING COMPONENTS ONTO SUBSTRATES
[patent_app_type] => utility
[patent_app_number] => 17/657242
[patent_app_country] => US
[patent_app_date] => 2022-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7017
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17657242
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/657242 | SELECTIVE DONOR PLATES, METHODS OF FABRICATION AND USES THEREOF FOR ASSEMBLING COMPONENTS ONTO SUBSTRATES | Mar 29, 2022 | Abandoned |
Array
(
[id] => 19720282
[patent_doc_number] => 12205825
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-21
[patent_title] => Method of preparing semiconductor structure having low dielectric constant layer
[patent_app_type] => utility
[patent_app_number] => 17/706792
[patent_app_country] => US
[patent_app_date] => 2022-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 6135
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17706792
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/706792 | Method of preparing semiconductor structure having low dielectric constant layer | Mar 28, 2022 | Issued |
Array
(
[id] => 19828851
[patent_doc_number] => 12249647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-11
[patent_title] => Power device and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 17/702831
[patent_app_country] => US
[patent_app_date] => 2022-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3619
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17702831
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/702831 | Power device and fabrication method thereof | Mar 23, 2022 | Issued |
Array
(
[id] => 19966670
[patent_doc_number] => 12336208
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Middle voltage transistor and fabricating method of the same
[patent_app_type] => utility
[patent_app_number] => 17/694694
[patent_app_country] => US
[patent_app_date] => 2022-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 0
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17694694
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/694694 | Middle voltage transistor and fabricating method of the same | Mar 14, 2022 | Issued |
Array
(
[id] => 17855504
[patent_doc_number] => 20220285547
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/687812
[patent_app_country] => US
[patent_app_date] => 2022-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5214
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17687812
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/687812 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE | Mar 6, 2022 | Abandoned |