
Gerald J. Sufleta Ii
Examiner (ID: 2353, Phone: (571)272-4279 , Office: P/2875 )
| Most Active Art Unit | 2875 |
| Art Unit(s) | 2875 |
| Total Applications | 836 |
| Issued Applications | 609 |
| Pending Applications | 61 |
| Abandoned Applications | 180 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17040855
[patent_doc_number] => 20210257491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => MULTI-GATE SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/132293
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6526
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17132293
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/132293 | Multi-gate semiconductor structure and method of manufacturing the same | Dec 22, 2020 | Issued |
Array
(
[id] => 17174364
[patent_doc_number] => 20210328035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/120784
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9777
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17120784
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/120784 | Semiconductor devices | Dec 13, 2020 | Issued |
Array
(
[id] => 19654605
[patent_doc_number] => 12176406
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Trench MOSFET and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/113305
[patent_app_country] => US
[patent_app_date] => 2020-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4420
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17113305
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/113305 | Trench MOSFET and method for manufacturing the same | Dec 6, 2020 | Issued |
Array
(
[id] => 16889135
[patent_doc_number] => 20210175332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => SEMICONDUCTOR DEVICE WITH U-SHAPED CHANNEL AND ELECTRONIC APPARATUS INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/112343
[patent_app_country] => US
[patent_app_date] => 2020-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9843
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -38
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17112343
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/112343 | Semiconductor device with u-shaped channel and electronic apparatus including the same | Dec 3, 2020 | Issued |
Array
(
[id] => 18402184
[patent_doc_number] => 11664333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => Method of manufacturing die seal ring
[patent_app_type] => utility
[patent_app_number] => 17/103584
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 4919
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17103584
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/103584 | Method of manufacturing die seal ring | Nov 23, 2020 | Issued |
Array
(
[id] => 20625941
[patent_doc_number] => 12593466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-31
[patent_title] => Power field-effect transistor and manufacturing method
[patent_app_type] => utility
[patent_app_number] => 18/035086
[patent_app_country] => US
[patent_app_date] => 2020-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 2169
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 319
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18035086
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/035086 | Power field-effect transistor and manufacturing method | Nov 3, 2020 | Issued |
Array
(
[id] => 19460231
[patent_doc_number] => 12100741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Lateral double-diffused transistor and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/086255
[patent_app_country] => US
[patent_app_date] => 2020-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 6864
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 260
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17086255
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/086255 | Lateral double-diffused transistor and manufacturing method thereof | Oct 29, 2020 | Issued |
Array
(
[id] => 18039969
[patent_doc_number] => 20220384186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => METHODS TO ENABLE SEAMLESS HIGH QUALITY GAPFILL
[patent_app_type] => utility
[patent_app_number] => 17/755269
[patent_app_country] => US
[patent_app_date] => 2020-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10087
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17755269
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/755269 | METHODS TO ENABLE SEAMLESS HIGH QUALITY GAPFILL | Oct 28, 2020 | Abandoned |
Array
(
[id] => 19153850
[patent_doc_number] => 11978774
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => High voltage field effect transistor with vertical current paths and method of making the same
[patent_app_type] => utility
[patent_app_number] => 17/063084
[patent_app_country] => US
[patent_app_date] => 2020-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 70
[patent_figures_cnt] => 70
[patent_no_of_words] => 22531
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 373
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17063084
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/063084 | High voltage field effect transistor with vertical current paths and method of making the same | Oct 4, 2020 | Issued |
Array
(
[id] => 17145429
[patent_doc_number] => 20210313442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => SEMICONDUCTOR DEVICES INCLUDING GATE SPACER
[patent_app_type] => utility
[patent_app_number] => 17/060193
[patent_app_country] => US
[patent_app_date] => 2020-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10315
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17060193
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/060193 | Semiconductor devices including gate spacer | Sep 30, 2020 | Issued |
Array
(
[id] => 20230473
[patent_doc_number] => 12419138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-16
[patent_title] => Method of manufacturing a semiconductor structure, which can be applied to full-color LED
[patent_app_type] => utility
[patent_app_number] => 17/925303
[patent_app_country] => US
[patent_app_date] => 2020-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 0
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17925303
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/925303 | Method of manufacturing a semiconductor structure, which can be applied to full-color LED | Sep 21, 2020 | Issued |
Array
(
[id] => 16920726
[patent_doc_number] => 20210193818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/019767
[patent_app_country] => US
[patent_app_date] => 2020-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17019767
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/019767 | Semiconductor devices | Sep 13, 2020 | Issued |
Array
(
[id] => 16936815
[patent_doc_number] => 20210202704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 17/014266
[patent_app_country] => US
[patent_app_date] => 2020-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5891
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17014266
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/014266 | Trench-gate MOS transistor and method for manufacturing | Sep 7, 2020 | Issued |
Array
(
[id] => 17623349
[patent_doc_number] => 11342414
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-24
[patent_title] => Semiconductor device including metal-2 dimensional material-semiconductor contact
[patent_app_type] => utility
[patent_app_number] => 17/001925
[patent_app_country] => US
[patent_app_date] => 2020-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 6487
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17001925
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/001925 | Semiconductor device including metal-2 dimensional material-semiconductor contact | Aug 24, 2020 | Issued |
Array
(
[id] => 16660916
[patent_doc_number] => 20210057553
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/996206
[patent_app_country] => US
[patent_app_date] => 2020-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16996206
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/996206 | Semiconductor structure and method for forming the same | Aug 17, 2020 | Issued |
Array
(
[id] => 18464441
[patent_doc_number] => 11688737
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Integrated circuit devices including vertical field-effect transistors
[patent_app_type] => utility
[patent_app_number] => 16/947692
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 6543
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16947692
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/947692 | Integrated circuit devices including vertical field-effect transistors | Aug 12, 2020 | Issued |
Array
(
[id] => 19016249
[patent_doc_number] => 11923190
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
[patent_app_type] => utility
[patent_app_number] => 16/988374
[patent_app_country] => US
[patent_app_date] => 2020-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 29
[patent_no_of_words] => 11032
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16988374
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/988374 | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition | Aug 6, 2020 | Issued |
Array
(
[id] => 18357791
[patent_doc_number] => 11646197
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-09
[patent_title] => Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
[patent_app_type] => utility
[patent_app_number] => 16/986274
[patent_app_country] => US
[patent_app_date] => 2020-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 32
[patent_no_of_words] => 13022
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16986274
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/986274 | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition | Aug 5, 2020 | Issued |
Array
(
[id] => 16631799
[patent_doc_number] => 20210050452
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/983143
[patent_app_country] => US
[patent_app_date] => 2020-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28002
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16983143
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/983143 | Semiconductor device including an oxide semiconductor | Aug 2, 2020 | Issued |
Array
(
[id] => 16456029
[patent_doc_number] => 20200365455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => SEMICONDUCTOR PACKAGE DEVICE WITH INTEGRATED ANTENNA AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/945384
[patent_app_country] => US
[patent_app_date] => 2020-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6971
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16945384
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/945384 | Semiconductor package device with integrated antenna and manufacturing method thereof | Jul 30, 2020 | Issued |