Gerald Mcclain

Array ( [id] => 6463062 [patent_doc_number] => 20100281280 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-04 [patent_title] => 'Interface Circuit System And Method For Performing Power Management Operations In Conjunction With Only A Portion Of A Memory Circuit' [patent_app_type] => utility [patent_app_number] => 12/838896 [patent_app_country] => US [patent_app_date] => 2010-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 17690 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0281/20100281280.pdf [firstpage_image] =>[orig_patent_app_number] => 12838896 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6426358 [patent_doc_number] => 20100277995 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-04 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE CAPABLE OF OPTIMIZING SIGNAL TRANSMISSION POWER AND POWER INITIALIZING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/838757 [patent_app_country] => US [patent_app_date] => 2010-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5849 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0277/20100277995.pdf [firstpage_image] =>[orig_patent_app_number] => 12838757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8271724 [patent_doc_number] => 08213234 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-03 [patent_title] => 'Current sink system for source-side sensing' [patent_app_type] => utility [patent_app_number] => 12/833523 [patent_app_country] => US [patent_app_date] => 2010-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 19 [patent_no_of_words] => 7954 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12833523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9256055 [patent_doc_number] => 08619483 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-31 [patent_title] => 'Memory circuits, systems, and methods for accessing the memory circuits' [patent_app_type] => utility [patent_app_number] => 12/831385 [patent_app_country] => US [patent_app_date] => 2010-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4709 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12831385 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8644182 [patent_doc_number] => 08369176 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Multi-chip memory device' [patent_app_type] => utility [patent_app_number] => 12/826615 [patent_app_country] => US [patent_app_date] => 2010-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2791 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12826615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6324394 [patent_doc_number] => 20100244893 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-30 [patent_title] => 'VARIABLE SIZED SOFT MEMORY MACROS IN STRUCTURED CELL ARRAYS, AND RELATED METHODS' [patent_app_type] => utility [patent_app_number] => 12/814604 [patent_app_country] => US [patent_app_date] => 2010-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4332 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0244/20100244893.pdf [firstpage_image] =>[orig_patent_app_number] => 12814604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6053784 [patent_doc_number] => 20110110144 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-12 [patent_title] => 'WRITING METHOD FOR VARIABLE RESISTANCE NONVOLATILE MEMORY ELEMENT, AND VARIABLE RESISTANCE NONVOLATILE MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 13/001905 [patent_app_country] => US [patent_app_date] => 2010-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 56 [patent_figures_cnt] => 56 [patent_no_of_words] => 48143 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0110/20110110144.pdf [firstpage_image] =>[orig_patent_app_number] => 13001905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6023189 [patent_doc_number] => 20110051515 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY' [patent_app_type] => utility [patent_app_number] => 12/791177 [patent_app_country] => US [patent_app_date] => 2010-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 14210 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20110051515.pdf [firstpage_image] =>[orig_patent_app_number] => 12791177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5942513 [patent_doc_number] => 20110103133 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-05 [patent_title] => 'MEMORY CELL ARRAY, NONVOLATILE STORAGE DEVICE, MEMORY CELL, AND METHOD OF MANUFACTURING MEMORY CELL ARRAY' [patent_app_type] => utility [patent_app_number] => 13/001695 [patent_app_country] => US [patent_app_date] => 2010-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 12171 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0103/20110103133.pdf [firstpage_image] =>[orig_patent_app_number] => 13001695 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7816569 [patent_doc_number] => 20120063189 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-15 [patent_title] => 'LONGEST PREFIX MATCH INTERNET PROTOCOL CONTENT ADDRESSABLE MEMORIES AND RELATED METHODS' [patent_app_type] => utility [patent_app_number] => 13/321309 [patent_app_country] => US [patent_app_date] => 2010-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 17029 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20120063189.pdf [firstpage_image] =>[orig_patent_app_number] => 13321309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4435837 [patent_doc_number] => 07969761 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-28 [patent_title] => 'Semiconductor memory device, memory device support and memory module' [patent_app_type] => utility [patent_app_number] => 12/774015 [patent_app_country] => US [patent_app_date] => 2010-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 8271 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/969/07969761.pdf [firstpage_image] =>[orig_patent_app_number] => 12774015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8529213 [patent_doc_number] => 08305795 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-06 [patent_title] => 'Nonvolatile variable resistance memory element writing method, and nonvolatile variable resistance memory device' [patent_app_type] => utility [patent_app_number] => 12/999019 [patent_app_country] => US [patent_app_date] => 2010-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 38 [patent_no_of_words] => 36426 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12999019 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4531638 [patent_doc_number] => 07952921 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-31 [patent_title] => '1-transistor type DRAM cell, DRAM device and DRAM comprising thereof and driving method thereof and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 12/762493 [patent_app_country] => US [patent_app_date] => 2010-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 39 [patent_no_of_words] => 11845 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/952/07952921.pdf [firstpage_image] =>[orig_patent_app_number] => 12762493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6444878 [patent_doc_number] => 20100188899 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-29 [patent_title] => 'NONVOLATILE ANALOG MEMORY' [patent_app_type] => utility [patent_app_number] => 12/758760 [patent_app_country] => US [patent_app_date] => 2010-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4808 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20100188899.pdf [firstpage_image] =>[orig_patent_app_number] => 12758760 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6316499 [patent_doc_number] => 20100195390 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-05 [patent_title] => 'MEMORY DEVICE WITH NEGATIVE THRESHOLDS' [patent_app_type] => utility [patent_app_number] => 12/758044 [patent_app_country] => US [patent_app_date] => 2010-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7146 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20100195390.pdf [firstpage_image] =>[orig_patent_app_number] => 12758044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4537688 [patent_doc_number] => 07924625 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-12 [patent_title] => 'Segmented bitscan for verification of programming' [patent_app_type] => utility [patent_app_number] => 12/755610 [patent_app_country] => US [patent_app_date] => 2010-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 22 [patent_no_of_words] => 14367 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/924/07924625.pdf [firstpage_image] =>[orig_patent_app_number] => 12755610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6233431 [patent_doc_number] => 20100265764 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-21 [patent_title] => 'Methods of accessing storage devices' [patent_app_type] => utility [patent_app_number] => 12/662103 [patent_app_country] => US [patent_app_date] => 2010-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 8974 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20100265764.pdf [firstpage_image] =>[orig_patent_app_number] => 12662103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8341604 [patent_doc_number] => 08243535 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-14 [patent_title] => 'Semiconductor memory device comprising variable delay circuit' [patent_app_type] => utility [patent_app_number] => 12/731465 [patent_app_country] => US [patent_app_date] => 2010-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8564 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12731465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7697996 [patent_doc_number] => 20110228594 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-22 [patent_title] => 'Multi-Port Non-Volatile Memory that Includes a Resistive Memory Element' [patent_app_type] => utility [patent_app_number] => 12/728337 [patent_app_country] => US [patent_app_date] => 2010-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8740 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20110228594.pdf [firstpage_image] =>[orig_patent_app_number] => 12728337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6289515 [patent_doc_number] => 20100238694 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-23 [patent_title] => 'SEMICONDUCTOR STORAGE DEVICE' [patent_app_type] => utility [patent_app_number] => 12/724441 [patent_app_country] => US [patent_app_date] => 2010-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3678 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0238/20100238694.pdf [firstpage_image] =>[orig_patent_app_number] => 12724441 [rel_patent_id] =>[rel_patent_doc_number] =>)