
Gerald Mcclain
Examiner (ID: 7690, Phone: (571)272-7803 , Office: P/3652 )
| Most Active Art Unit | 3652 |
| Art Unit(s) | 3653, 3652 |
| Total Applications | 1263 |
| Issued Applications | 964 |
| Pending Applications | 88 |
| Abandoned Applications | 234 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15984
[patent_doc_number] => 07808808
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-05
[patent_title] => 'Nonvolatile memory device having a plurality of memory blocks'
[patent_app_type] => utility
[patent_app_number] => 12/177039
[patent_app_country] => US
[patent_app_date] => 2008-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7811
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/808/07808808.pdf
[firstpage_image] =>[orig_patent_app_number] => 12177039
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/177039 | Nonvolatile memory device having a plurality of memory blocks | Jul 20, 2008 | Issued |
Array
(
[id] => 6605
[patent_doc_number] => 07817472
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-19
[patent_title] => 'Operating method of memory device'
[patent_app_type] => utility
[patent_app_number] => 12/169155
[patent_app_country] => US
[patent_app_date] => 2008-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 7686
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/817/07817472.pdf
[firstpage_image] =>[orig_patent_app_number] => 12169155
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/169155 | Operating method of memory device | Jul 7, 2008 | Issued |
Array
(
[id] => 4709603
[patent_doc_number] => 20080298129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE ADAPTED TO STORE A MULTI-VALUED DATA IN A SINGLE MEMORY CELL'
[patent_app_type] => utility
[patent_app_number] => 12/168283
[patent_app_country] => US
[patent_app_date] => 2008-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 15419
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20080298129.pdf
[firstpage_image] =>[orig_patent_app_number] => 12168283
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/168283 | Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell | Jul 6, 2008 | Issued |
Array
(
[id] => 4447785
[patent_doc_number] => 07864609
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-04
[patent_title] => 'Methods for determining resistance of phase change memory elements'
[patent_app_type] => utility
[patent_app_number] => 12/165273
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 5148
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/864/07864609.pdf
[firstpage_image] =>[orig_patent_app_number] => 12165273
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/165273 | Methods for determining resistance of phase change memory elements | Jun 29, 2008 | Issued |
Array
(
[id] => 5551042
[patent_doc_number] => 20090285028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-19
[patent_title] => 'METHOD OF PROGRAMMING NONVOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/165195
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4611
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20090285028.pdf
[firstpage_image] =>[orig_patent_app_number] => 12165195
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/165195 | Method of programming nonvolatile memory device | Jun 29, 2008 | Issued |
Array
(
[id] => 4515312
[patent_doc_number] => 07916560
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-29
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 12/165171
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4387
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/916/07916560.pdf
[firstpage_image] =>[orig_patent_app_number] => 12165171
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/165171 | Semiconductor memory device | Jun 29, 2008 | Issued |
Array
(
[id] => 4467995
[patent_doc_number] => 07936637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-03
[patent_title] => 'System and method for synchronizing asynchronous signals without external clock'
[patent_app_type] => utility
[patent_app_number] => 12/165257
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 13592
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/936/07936637.pdf
[firstpage_image] =>[orig_patent_app_number] => 12165257
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/165257 | System and method for synchronizing asynchronous signals without external clock | Jun 29, 2008 | Issued |
Array
(
[id] => 5277038
[patent_doc_number] => 20090129170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-21
[patent_title] => 'METHOD OF PROGRAMMING NON-VOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/147109
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3895
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12147109
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/147109 | Method of programming non-volatile memory device | Jun 25, 2008 | Issued |
Array
(
[id] => 5463187
[patent_doc_number] => 20090323387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'One-Time Programmable Memory and Operating Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 12/146753
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3939
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0323/20090323387.pdf
[firstpage_image] =>[orig_patent_app_number] => 12146753
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/146753 | One-time programmable memory and operating method thereof | Jun 25, 2008 | Issued |
Array
(
[id] => 5414929
[patent_doc_number] => 20090040816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-12
[patent_title] => 'METHOD FOR DRIVING A PHASE CHANGE MEMORY DEVICE USING VARIOUS WRITE CONDITIONS'
[patent_app_type] => utility
[patent_app_number] => 12/146587
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 9420
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20090040816.pdf
[firstpage_image] =>[orig_patent_app_number] => 12146587
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/146587 | Method for driving a phase change memory device using various write conditions | Jun 25, 2008 | Issued |
Array
(
[id] => 7524055
[patent_doc_number] => 08027220
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-27
[patent_title] => 'Oscillation device, method of oscillation, and memory device'
[patent_app_type] => utility
[patent_app_number] => 12/147061
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8685
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/027/08027220.pdf
[firstpage_image] =>[orig_patent_app_number] => 12147061
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/147061 | Oscillation device, method of oscillation, and memory device | Jun 25, 2008 | Issued |
Array
(
[id] => 5277036
[patent_doc_number] => 20090129168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-21
[patent_title] => 'METHOD OF OPERATING A FLASH MEMEORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/146927
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4059
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20090129168.pdf
[firstpage_image] =>[orig_patent_app_number] => 12146927
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/146927 | Method of operating a flash memory device | Jun 25, 2008 | Issued |
Array
(
[id] => 5463245
[patent_doc_number] => 20090323445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'High Performance Read Bypass Test for SRAM Circuits'
[patent_app_type] => utility
[patent_app_number] => 12/146777
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3048
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0323/20090323445.pdf
[firstpage_image] =>[orig_patent_app_number] => 12146777
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/146777 | High performance read bypass test for SRAM circuits | Jun 25, 2008 | Issued |
Array
(
[id] => 5414927
[patent_doc_number] => 20090040814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-12
[patent_title] => 'METHOD FOR DRIVING MULTI-LEVEL DATA TO A PHASE CHANGE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/146559
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4951
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20090040814.pdf
[firstpage_image] =>[orig_patent_app_number] => 12146559
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/146559 | Method for driving multi-level data to a phase change memory device | Jun 25, 2008 | Issued |
Array
(
[id] => 4885357
[patent_doc_number] => 20080259689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-23
[patent_title] => 'MIMICKING PROGRAM VERIFY DRAIN RESISTANCE IN A MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/144784
[patent_app_country] => US
[patent_app_date] => 2008-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4140
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0259/20080259689.pdf
[firstpage_image] =>[orig_patent_app_number] => 12144784
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/144784 | Mimicking program verify drain resistance in a memory device | Jun 23, 2008 | Issued |
Array
(
[id] => 4615337
[patent_doc_number] => 07990784
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-02
[patent_title] => 'Clock signal generating circuit and data output apparatus using the same'
[patent_app_type] => utility
[patent_app_number] => 12/156859
[patent_app_country] => US
[patent_app_date] => 2008-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 4718
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/990/07990784.pdf
[firstpage_image] =>[orig_patent_app_number] => 12156859
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/156859 | Clock signal generating circuit and data output apparatus using the same | Jun 4, 2008 | Issued |
Array
(
[id] => 186764
[patent_doc_number] => 07649767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-19
[patent_title] => 'Spin-injection magnetic random access memory'
[patent_app_type] => utility
[patent_app_number] => 12/132664
[patent_app_country] => US
[patent_app_date] => 2008-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 29
[patent_no_of_words] => 15673
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/649/07649767.pdf
[firstpage_image] =>[orig_patent_app_number] => 12132664
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/132664 | Spin-injection magnetic random access memory | Jun 3, 2008 | Issued |
Array
(
[id] => 5305659
[patent_doc_number] => 20090300311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-03
[patent_title] => 'SELECTIVE REGISTER RESET'
[patent_app_type] => utility
[patent_app_number] => 12/127365
[patent_app_country] => US
[patent_app_date] => 2008-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8713
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0300/20090300311.pdf
[firstpage_image] =>[orig_patent_app_number] => 12127365
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/127365 | Selective register reset | May 26, 2008 | Issued |
Array
(
[id] => 15705
[patent_doc_number] => 07804703
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-28
[patent_title] => 'Phase change memory device having Schottky diode and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 12/120583
[patent_app_country] => US
[patent_app_date] => 2008-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5111
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/804/07804703.pdf
[firstpage_image] =>[orig_patent_app_number] => 12120583
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/120583 | Phase change memory device having Schottky diode and method of fabricating the same | May 13, 2008 | Issued |
Array
(
[id] => 4700183
[patent_doc_number] => 20080222367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-11
[patent_title] => 'Branching Memory-Bus Module with Multiple Downlink Ports to Standard Fully-Buffered Memory Modules'
[patent_app_type] => utility
[patent_app_number] => 12/115200
[patent_app_country] => US
[patent_app_date] => 2008-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6396
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20080222367.pdf
[firstpage_image] =>[orig_patent_app_number] => 12115200
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/115200 | Branching memory-bus module with multiple downlink ports to standard fully-buffered memory modules | May 4, 2008 | Issued |