Gerald Mcclain

Array ( [id] => 4656263 [patent_doc_number] => 20080025124 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-31 [patent_title] => 'Interface circuit system and method for performing power management operations utilizing power management signals' [patent_app_type] => utility [patent_app_number] => 11/524730 [patent_app_country] => US [patent_app_date] => 2006-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 17651 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20080025124.pdf [firstpage_image] =>[orig_patent_app_number] => 11524730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4993458 [patent_doc_number] => 20070008803 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used' [patent_app_type] => utility [patent_app_number] => 11/521694 [patent_app_country] => US [patent_app_date] => 2006-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7171 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20070008803.pdf [firstpage_image] =>[orig_patent_app_number] => 11521694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 349373 [patent_doc_number] => 07495492 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-24 [patent_title] => 'Dynamic latch state saving device and protocol' [patent_app_type] => utility [patent_app_number] => 11/530981 [patent_app_country] => US [patent_app_date] => 2006-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2625 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/495/07495492.pdf [firstpage_image] =>[orig_patent_app_number] => 11530981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7692963 [patent_doc_number] => 20070016723 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-18 [patent_title] => 'Semiconductor Memory Device for Storing Multivalued Data' [patent_app_type] => utility [patent_app_number] => 11/469279 [patent_app_country] => US [patent_app_date] => 2006-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 53 [patent_no_of_words] => 29193 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20070016723.pdf [firstpage_image] =>[orig_patent_app_number] => 11469279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4770369 [patent_doc_number] => 20080056027 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-06 [patent_title] => 'Read strobe feedback in a memory system' [patent_app_type] => utility [patent_app_number] => 11/513889 [patent_app_country] => US [patent_app_date] => 2006-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2734 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20080056027.pdf [firstpage_image] =>[orig_patent_app_number] => 11513889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 327206 [patent_doc_number] => 07514982 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-07 [patent_title] => 'Methods, devices and systems for sensing the state of fuse devices' [patent_app_type] => utility [patent_app_number] => 11/513457 [patent_app_country] => US [patent_app_date] => 2006-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5440 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/514/07514982.pdf [firstpage_image] =>[orig_patent_app_number] => 11513457 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 808436 [patent_doc_number] => 07420843 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-02 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/512325 [patent_app_country] => US [patent_app_date] => 2006-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 25 [patent_no_of_words] => 8069 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/420/07420843.pdf [firstpage_image] =>[orig_patent_app_number] => 11512325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5055540 [patent_doc_number] => 20070058461 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-15 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 11/467675 [patent_app_country] => US [patent_app_date] => 2006-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5428 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20070058461.pdf [firstpage_image] =>[orig_patent_app_number] => 11467675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 231647 [patent_doc_number] => 07603637 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-13 [patent_title] => 'Secure, stable on chip silicon identification' [patent_app_type] => utility [patent_app_number] => 11/466885 [patent_app_country] => US [patent_app_date] => 2006-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1937 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/603/07603637.pdf [firstpage_image] =>[orig_patent_app_number] => 11466885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5078157 [patent_doc_number] => 20070121381 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'Multiple time programmable (MTP) PMOS floating gate-based non-volatile memory device for a general-purpose CMOS technology with thick gate oxide' [patent_app_type] => utility [patent_app_number] => 11/508771 [patent_app_country] => US [patent_app_date] => 2006-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5083 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20070121381.pdf [firstpage_image] =>[orig_patent_app_number] => 11508771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4732515 [patent_doc_number] => 20080049494 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-28 [patent_title] => 'Reducing effects of program disturb in a memory device' [patent_app_type] => utility [patent_app_number] => 11/508103 [patent_app_country] => US [patent_app_date] => 2006-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4038 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20080049494.pdf [firstpage_image] =>[orig_patent_app_number] => 11508103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 887793 [patent_doc_number] => 07352640 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-01 [patent_title] => 'High-speed, self-synchronized current sense amplifier' [patent_app_type] => utility [patent_app_number] => 11/463391 [patent_app_country] => US [patent_app_date] => 2006-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3470 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 14 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/352/07352640.pdf [firstpage_image] =>[orig_patent_app_number] => 11463391 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 919758 [patent_doc_number] => 07324395 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-29 [patent_title] => 'Semiconductor memory devices with open bitline architectures and methods of controlling the bitlines of such semiconductor memory devices' [patent_app_type] => utility [patent_app_number] => 11/463067 [patent_app_country] => US [patent_app_date] => 2006-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 7661 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/324/07324395.pdf [firstpage_image] =>[orig_patent_app_number] => 11463067 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5689811 [patent_doc_number] => 20060288126 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-21 [patent_title] => 'Using a processor to program a semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/499340 [patent_app_country] => US [patent_app_date] => 2006-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1963 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0288/20060288126.pdf [firstpage_image] =>[orig_patent_app_number] => 11499340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4686889 [patent_doc_number] => 20080031070 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-07 [patent_title] => 'POWER ON SEQUENCE FOR A FLASH MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/462257 [patent_app_country] => US [patent_app_date] => 2006-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2540 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20080031070.pdf [firstpage_image] =>[orig_patent_app_number] => 11462257 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 854777 [patent_doc_number] => 07379369 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-27 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/461615 [patent_app_country] => US [patent_app_date] => 2006-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 8445 [patent_no_of_claims] => 61 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/379/07379369.pdf [firstpage_image] =>[orig_patent_app_number] => 11461615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5624093 [patent_doc_number] => 20060262598 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-23 [patent_title] => 'Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping' [patent_app_type] => utility [patent_app_number] => 11/497078 [patent_app_country] => US [patent_app_date] => 2006-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 21095 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20060262598.pdf [firstpage_image] =>[orig_patent_app_number] => 11497078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4656201 [patent_doc_number] => 20080025062 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-31 [patent_title] => 'Method for using a mixed-use memory array with different data states' [patent_app_type] => utility [patent_app_number] => 11/497021 [patent_app_country] => US [patent_app_date] => 2006-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 15587 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20080025062.pdf [firstpage_image] =>[orig_patent_app_number] => 11497021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4656267 [patent_doc_number] => 20080025128 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-31 [patent_title] => 'Memory system' [patent_app_type] => utility [patent_app_number] => 11/495689 [patent_app_country] => US [patent_app_date] => 2006-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7755 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20080025128.pdf [firstpage_image] =>[orig_patent_app_number] => 11495689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4686891 [patent_doc_number] => 20080031072 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-07 [patent_title] => 'POWER SAVING SYSTEM AND METHOD FOR USE WITH A PLURALITY OF MEMORY CIRCUITS' [patent_app_type] => utility [patent_app_number] => 11/461439 [patent_app_country] => US [patent_app_date] => 2006-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 11125 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20080031072.pdf [firstpage_image] =>[orig_patent_app_number] => 11461439 [rel_patent_id] =>[rel_patent_doc_number] =>)