Gerald Mcclain

Array ( [id] => 879145 [patent_doc_number] => 07359234 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-15 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/384501 [patent_app_country] => US [patent_app_date] => 2006-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 69 [patent_figures_cnt] => 96 [patent_no_of_words] => 22413 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/359/07359234.pdf [firstpage_image] =>[orig_patent_app_number] => 11384501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 897865 [patent_doc_number] => 07346731 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-03-18 [patent_title] => 'High performance and scalable width expansion architecture for fully parallel CAMs' [patent_app_type] => utility [patent_app_number] => 11/384725 [patent_app_country] => US [patent_app_date] => 2006-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5473 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/346/07346731.pdf [firstpage_image] =>[orig_patent_app_number] => 11384725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5130024 [patent_doc_number] => 20070206421 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-06 [patent_title] => 'Read operation for non-volatile storage with compensation for coupling' [patent_app_type] => utility [patent_app_number] => 11/384057 [patent_app_country] => US [patent_app_date] => 2006-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 20092 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20070206421.pdf [firstpage_image] =>[orig_patent_app_number] => 11384057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 380687 [patent_doc_number] => 07310264 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-18 [patent_title] => 'Rectifying charge storage memory circuit' [patent_app_type] => utility [patent_app_number] => 11/378876 [patent_app_country] => US [patent_app_date] => 2006-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 5618 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/310/07310264.pdf [firstpage_image] =>[orig_patent_app_number] => 11378876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5269979 [patent_doc_number] => 20090073755 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-19 [patent_title] => 'MRAM read bit with askew fixed layer' [patent_app_type] => utility [patent_app_number] => 11/376433 [patent_app_country] => US [patent_app_date] => 2006-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5121 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20090073755.pdf [firstpage_image] =>[orig_patent_app_number] => 11376433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 838446 [patent_doc_number] => 07394684 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-01 [patent_title] => 'Spin-injection magnetic random access memory' [patent_app_type] => utility [patent_app_number] => 11/373303 [patent_app_country] => US [patent_app_date] => 2006-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 29 [patent_no_of_words] => 15642 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/394/07394684.pdf [firstpage_image] =>[orig_patent_app_number] => 11373303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 919764 [patent_doc_number] => 07324400 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-29 [patent_title] => 'Programming and evaluating through PMOS injection' [patent_app_type] => utility [patent_app_number] => 11/365036 [patent_app_country] => US [patent_app_date] => 2006-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2709 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/324/07324400.pdf [firstpage_image] =>[orig_patent_app_number] => 11365036 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 547694 [patent_doc_number] => 07177210 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-13 [patent_title] => 'Method for reading fuse information in a semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/363933 [patent_app_country] => US [patent_app_date] => 2006-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 17397 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/177/07177210.pdf [firstpage_image] =>[orig_patent_app_number] => 11363933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 866828 [patent_doc_number] => 07369422 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-06 [patent_title] => 'Serial content addressable memory' [patent_app_type] => utility [patent_app_number] => 11/361947 [patent_app_country] => US [patent_app_date] => 2006-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 3824 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/369/07369422.pdf [firstpage_image] =>[orig_patent_app_number] => 11361947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5111714 [patent_doc_number] => 20070195629 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-23 [patent_title] => 'SYSTEM AND METHOD FOR INCREASING RELIABILITY OF ELECTRICAL FUSE PROGRAMMING' [patent_app_type] => utility [patent_app_number] => 11/307785 [patent_app_country] => US [patent_app_date] => 2006-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4069 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20070195629.pdf [firstpage_image] =>[orig_patent_app_number] => 11307785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 293386 [patent_doc_number] => 07545684 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-09 [patent_title] => 'Nonvolatile semiconductor storage device and operation method thereof' [patent_app_type] => utility [patent_app_number] => 11/815387 [patent_app_country] => US [patent_app_date] => 2006-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 37 [patent_no_of_words] => 13241 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/545/07545684.pdf [firstpage_image] =>[orig_patent_app_number] => 11815387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5856374 [patent_doc_number] => 20060227599 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-12 [patent_title] => 'Magnetic memory device and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/342415 [patent_app_country] => US [patent_app_date] => 2006-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 7078 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20060227599.pdf [firstpage_image] =>[orig_patent_app_number] => 11342415 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5605564 [patent_doc_number] => 20060267080 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'Non-volatile memory and method of controlling the same' [patent_app_type] => utility [patent_app_number] => 11/342947 [patent_app_country] => US [patent_app_date] => 2006-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 8316 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20060267080.pdf [firstpage_image] =>[orig_patent_app_number] => 11342947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 902525 [patent_doc_number] => 07339816 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-03-04 [patent_title] => 'Soft error tolerance for configuration memory in programmable devices' [patent_app_type] => utility [patent_app_number] => 11/340949 [patent_app_country] => US [patent_app_date] => 2006-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 6483 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/339/07339816.pdf [firstpage_image] =>[orig_patent_app_number] => 11340949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5840535 [patent_doc_number] => 20060120168 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-08 [patent_title] => 'Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used' [patent_app_type] => utility [patent_app_number] => 11/337999 [patent_app_country] => US [patent_app_date] => 2006-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7174 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20060120168.pdf [firstpage_image] =>[orig_patent_app_number] => 11337999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 614158 [patent_doc_number] => 07149125 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-12-12 [patent_title] => 'Location-specific NAND (LS NAND) memory technology and cells' [patent_app_type] => utility [patent_app_number] => 11/334790 [patent_app_country] => US [patent_app_date] => 2006-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 10225 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/149/07149125.pdf [firstpage_image] =>[orig_patent_app_number] => 11334790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 507396 [patent_doc_number] => 07206236 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-04-17 [patent_title] => 'Array redundancy supporting multiple independent repairs' [patent_app_type] => utility [patent_app_number] => 11/330693 [patent_app_country] => US [patent_app_date] => 2006-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 23 [patent_no_of_words] => 10317 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/206/07206236.pdf [firstpage_image] =>[orig_patent_app_number] => 11330693 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 445212 [patent_doc_number] => 07257042 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-14 [patent_title] => 'Enhanced sensing in a hierarchical memory architecture' [patent_app_type] => utility [patent_app_number] => 11/330539 [patent_app_country] => US [patent_app_date] => 2006-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 10177 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/257/07257042.pdf [firstpage_image] =>[orig_patent_app_number] => 11330539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5692846 [patent_doc_number] => 20060152992 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-13 [patent_title] => 'Semiconductor memory device having wordline enable signal line and method of arranging the same' [patent_app_type] => utility [patent_app_number] => 11/330819 [patent_app_country] => US [patent_app_date] => 2006-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1794 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20060152992.pdf [firstpage_image] =>[orig_patent_app_number] => 11330819 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 463455 [patent_doc_number] => 07242604 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-10 [patent_title] => 'Switchable element' [patent_app_type] => utility [patent_app_number] => 11/329465 [patent_app_country] => US [patent_app_date] => 2006-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 6773 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/242/07242604.pdf [firstpage_image] =>[orig_patent_app_number] => 11329465 [rel_patent_id] =>[rel_patent_doc_number] =>)