Getente A. Yimer

Array ( [id] => 20629360 [patent_doc_number] => 20260093646 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-02 [patent_title] => System and Method for Energy-Aware Distributed Edge-Cloud Homomorphic Compression Using Adaptive Neural Networks [patent_app_type] => utility [patent_app_number] => 19/414196 [patent_app_country] => US [patent_app_date] => 2025-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 21749 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19414196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20403596 [patent_doc_number] => 12493569 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-12-09 [patent_title] => System and method for energy-aware distributed edge-cloud homomorphic compression using adaptive neural networks [patent_app_type] => utility [patent_app_number] => 19/177608 [patent_app_country] => US [patent_app_date] => 2025-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 21776 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19177608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20096152 [patent_doc_number] => 20250226088 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-10 [patent_title] => ELECTRONIC TAGS FOR ASSOCIATING AND IDENTIFYING INTRAVENOUS ADMINISTRATION LINES [patent_app_type] => utility [patent_app_number] => 19/089954 [patent_app_country] => US [patent_app_date] => 2025-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8637 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19089954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20249902 [patent_doc_number] => 20250298771 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-25 [patent_title] => SYSTEM AND METHOD FOR MODULAR HBM CHIPLET ARCHITECTURE [patent_app_type] => utility [patent_app_number] => 19/085669 [patent_app_country] => US [patent_app_date] => 2025-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19085669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20234441 [patent_doc_number] => 20250291760 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-18 [patent_title] => REMOTE MEMORY ACCESS SYSTEMS AND METHODS [patent_app_type] => utility [patent_app_number] => 19/078877 [patent_app_country] => US [patent_app_date] => 2025-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5021 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19078877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20616876 [patent_doc_number] => 20260086973 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-03-26 [patent_title] => METHOD AND DEVICE FOR ADVANCED FLEXIBLE CONTROL MANAGEMENT OF UALINK AND DIE-TO-DIE INTERFACES [patent_app_type] => utility [patent_app_number] => 19/075093 [patent_app_country] => US [patent_app_date] => 2025-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3467 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19075093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20052153 [patent_doc_number] => 20250190375 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-12 [patent_title] => LARGE PACKET DAISY CHAIN SERIAL BUS [patent_app_type] => utility [patent_app_number] => 19/054283 [patent_app_country] => US [patent_app_date] => 2025-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9217 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19054283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20035072 [patent_doc_number] => 20250173294 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-29 [patent_title] => SYSTEMS, METHODS, AND APPARATUS TO IDENTIFY FUNCTIONS FOR COMPUTATIONAL DEVICES [patent_app_type] => utility [patent_app_number] => 19/038656 [patent_app_country] => US [patent_app_date] => 2025-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4347 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19038656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20166679 [patent_doc_number] => 20250258726 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-14 [patent_title] => COMPUTER SYSTEM CONFIGURED TO SHARING DATA BETWEEN TWO PROCESSORS [patent_app_type] => utility [patent_app_number] => 19/035223 [patent_app_country] => US [patent_app_date] => 2025-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1113 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19035223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20680616 [patent_doc_number] => 20260119437 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-30 [patent_title] => PROCESSOR PLATFORM, CIRCUIT BOARD, AND SERVER [patent_app_type] => utility [patent_app_number] => 19/470708 [patent_app_country] => US [patent_app_date] => 2025-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3666 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19470708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20641099 [patent_doc_number] => 20260099455 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-09 [patent_title] => INTERFACE FUSING METHOD, INTERFACE FUSING APPARATUS, AND COMPUTER-READABLE STORAGE MEDIUM [patent_app_type] => utility [patent_app_number] => 19/026580 [patent_app_country] => US [patent_app_date] => 2025-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3628 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19026580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20281936 [patent_doc_number] => 20250307178 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-02 [patent_title] => ETHERNET SWITCH, VEHICLE, AND STORAGE MEDIUM [patent_app_type] => utility [patent_app_number] => 19/018492 [patent_app_country] => US [patent_app_date] => 2025-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19018492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20166738 [patent_doc_number] => 20250258785 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-14 [patent_title] => CONTROL UNIT AND STORAGE DEVICE INCLUDING THE SAME [patent_app_type] => utility [patent_app_number] => 19/019001 [patent_app_country] => US [patent_app_date] => 2025-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3333 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19019001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20914048 [patent_doc_number] => 12710893 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-08-18 [patent_title] => Tensor non-linear signal processing random access memory [patent_app_type] => utility [patent_app_number] => 19/017920 [patent_app_country] => US [patent_app_date] => 2025-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5723 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19017920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20152236 [patent_doc_number] => 20250252074 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-07 [patent_title] => MEMORY MODULE AND COMPUTING SYSTEM INCLUDING THE SAME [patent_app_type] => utility [patent_app_number] => 19/017235 [patent_app_country] => US [patent_app_date] => 2025-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9309 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19017235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20009478 [patent_doc_number] => 20250147700 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-08 [patent_title] => ERROR DETECTION AND CORRECTION IN A CONTROLLER [patent_app_type] => utility [patent_app_number] => 19/015190 [patent_app_country] => US [patent_app_date] => 2025-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3551 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19015190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20052171 [patent_doc_number] => 20250190393 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-12 [patent_title] => SYSTEM AND METHOD FOR DIGITAL COMMUNICATIONS [patent_app_type] => utility [patent_app_number] => 18/976557 [patent_app_country] => US [patent_app_date] => 2024-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2350 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18976557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20061764 [patent_doc_number] => 20250199986 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => COMMUNICATION HUB [patent_app_type] => utility [patent_app_number] => 18/970764 [patent_app_country] => US [patent_app_date] => 2024-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4186 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18970764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20043308 [patent_doc_number] => 20250181530 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-05 [patent_title] => PUSH-PULL MECHANISMS FOR HANDLING DATAFLOW BETWEEN CIRCUIT BLOCKS [patent_app_type] => utility [patent_app_number] => 18/952387 [patent_app_country] => US [patent_app_date] => 2024-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2200 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18952387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20805212 [patent_doc_number] => 12670119 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-06-30 [patent_title] => Adaptive replay of packets in a peripheral interface link [patent_app_type] => utility [patent_app_number] => 18/949022 [patent_app_country] => US [patent_app_date] => 2024-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 7089 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18949022 [rel_patent_id] =>[rel_patent_doc_number] =>)