
Getente A. Yimer
Examiner (ID: 9383)
| Most Active Art Unit | 2181 |
| Art Unit(s) | 2181 |
| Total Applications | 704 |
| Issued Applications | 587 |
| Pending Applications | 63 |
| Abandoned Applications | 74 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20629360
[patent_doc_number] => 20260093646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-02
[patent_title] => System and Method for Energy-Aware Distributed Edge-Cloud Homomorphic Compression Using Adaptive Neural Networks
[patent_app_type] => utility
[patent_app_number] => 19/414196
[patent_app_country] => US
[patent_app_date] => 2025-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21749
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19414196
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/414196 | System and Method for Energy-Aware Distributed Edge-Cloud Homomorphic Compression Using Adaptive Neural Networks | Dec 8, 2025 | Pending |
Array
(
[id] => 20403596
[patent_doc_number] => 12493569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-09
[patent_title] => System and method for energy-aware distributed edge-cloud homomorphic compression using adaptive neural networks
[patent_app_type] => utility
[patent_app_number] => 19/177608
[patent_app_country] => US
[patent_app_date] => 2025-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 21776
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19177608
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/177608 | System and method for energy-aware distributed edge-cloud homomorphic compression using adaptive neural networks | Apr 12, 2025 | Issued |
Array
(
[id] => 20035072
[patent_doc_number] => 20250173294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => SYSTEMS, METHODS, AND APPARATUS TO IDENTIFY FUNCTIONS FOR COMPUTATIONAL DEVICES
[patent_app_type] => utility
[patent_app_number] => 19/038656
[patent_app_country] => US
[patent_app_date] => 2025-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4347
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19038656
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/038656 | SYSTEMS, METHODS, AND APPARATUS TO IDENTIFY FUNCTIONS FOR COMPUTATIONAL DEVICES | Jan 26, 2025 | Pending |
Array
(
[id] => 20166679
[patent_doc_number] => 20250258726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-14
[patent_title] => COMPUTER SYSTEM CONFIGURED TO SHARING DATA BETWEEN TWO PROCESSORS
[patent_app_type] => utility
[patent_app_number] => 19/035223
[patent_app_country] => US
[patent_app_date] => 2025-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1113
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19035223
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/035223 | COMPUTER SYSTEM CONFIGURED TO SHARING DATA BETWEEN TWO PROCESSORS | Jan 22, 2025 | Pending |
Array
(
[id] => 20680616
[patent_doc_number] => 20260119437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-30
[patent_title] => PROCESSOR PLATFORM, CIRCUIT BOARD, AND SERVER
[patent_app_type] => utility
[patent_app_number] => 19/470708
[patent_app_country] => US
[patent_app_date] => 2025-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3666
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19470708
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/470708 | PROCESSOR PLATFORM, CIRCUIT BOARD, AND SERVER | Jan 20, 2025 | Pending |
Array
(
[id] => 20641099
[patent_doc_number] => 20260099455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-09
[patent_title] => INTERFACE FUSING METHOD, INTERFACE FUSING APPARATUS, AND COMPUTER-READABLE STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 19/026580
[patent_app_country] => US
[patent_app_date] => 2025-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3628
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19026580
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/026580 | INTERFACE FUSING METHOD, INTERFACE FUSING APPARATUS, AND COMPUTER-READABLE STORAGE MEDIUM | Jan 16, 2025 | Pending |
Array
(
[id] => 20166738
[patent_doc_number] => 20250258785
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-14
[patent_title] => CONTROL UNIT AND STORAGE DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 19/019001
[patent_app_country] => US
[patent_app_date] => 2025-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3333
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19019001
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/019001 | CONTROL UNIT AND STORAGE DEVICE INCLUDING THE SAME | Jan 12, 2025 | Pending |
Array
(
[id] => 20281936
[patent_doc_number] => 20250307178
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => ETHERNET SWITCH, VEHICLE, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 19/018492
[patent_app_country] => US
[patent_app_date] => 2025-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19018492
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/018492 | ETHERNET SWITCH, VEHICLE, AND STORAGE MEDIUM | Jan 12, 2025 | Pending |
Array
(
[id] => 20296450
[patent_doc_number] => 20250321693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-16
[patent_title] => TENSOR NON-LINEAR SIGNAL PROCESSING RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 19/017920
[patent_app_country] => US
[patent_app_date] => 2025-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19017920
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/017920 | TENSOR NON-LINEAR SIGNAL PROCESSING RANDOM ACCESS MEMORY | Jan 12, 2025 | Pending |
Array
(
[id] => 20152236
[patent_doc_number] => 20250252074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => MEMORY MODULE AND COMPUTING SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 19/017235
[patent_app_country] => US
[patent_app_date] => 2025-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9309
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19017235
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/017235 | MEMORY MODULE AND COMPUTING SYSTEM INCLUDING THE SAME | Jan 9, 2025 | Pending |
Array
(
[id] => 20009478
[patent_doc_number] => 20250147700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => ERROR DETECTION AND CORRECTION IN A CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 19/015190
[patent_app_country] => US
[patent_app_date] => 2025-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3551
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19015190
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/015190 | ERROR DETECTION AND CORRECTION IN A CONTROLLER | Jan 8, 2025 | Pending |
Array
(
[id] => 20052171
[patent_doc_number] => 20250190393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => SYSTEM AND METHOD FOR DIGITAL COMMUNICATIONS
[patent_app_type] => utility
[patent_app_number] => 18/976557
[patent_app_country] => US
[patent_app_date] => 2024-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2350
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18976557
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/976557 | SYSTEM AND METHOD FOR DIGITAL COMMUNICATIONS | Dec 10, 2024 | Pending |
Array
(
[id] => 20061764
[patent_doc_number] => 20250199986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => COMMUNICATION HUB
[patent_app_type] => utility
[patent_app_number] => 18/970764
[patent_app_country] => US
[patent_app_date] => 2024-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4186
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18970764
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/970764 | COMMUNICATION HUB | Dec 4, 2024 | Pending |
Array
(
[id] => 20043308
[patent_doc_number] => 20250181530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => PUSH-PULL MECHANISMS FOR HANDLING DATAFLOW BETWEEN CIRCUIT BLOCKS
[patent_app_type] => utility
[patent_app_number] => 18/952387
[patent_app_country] => US
[patent_app_date] => 2024-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18952387
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/952387 | PUSH-PULL MECHANISMS FOR HANDLING DATAFLOW BETWEEN CIRCUIT BLOCKS | Nov 18, 2024 | Pending |
Array
(
[id] => 20717157
[patent_doc_number] => 12632408
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-19
[patent_title] => Subscriber station and method for deterministic communication in a serial bus system
[patent_app_type] => utility
[patent_app_number] => 18/948599
[patent_app_country] => US
[patent_app_date] => 2024-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4484
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18948599
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/948599 | SUBSCRIBER STATION AND METHOD FOR DETERMINISTIC COMMUNICATION IN A SERIAL BUS SYSTEM | Nov 14, 2024 | Issued |
Array
(
[id] => 19772097
[patent_doc_number] => 20250053523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => METHOD FOR COMMUNICATION BETWEEN COMPONENTS OF AN ELECTRICAL DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/932094
[patent_app_country] => US
[patent_app_date] => 2024-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18932094
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/932094 | METHOD FOR COMMUNICATION BETWEEN COMPONENTS OF AN ELECTRICAL DEVICE | Oct 29, 2024 | Pending |
Array
(
[id] => 19725889
[patent_doc_number] => 20250028640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => MECHANISM TO ENABLE OUT-OF-ORDER PACKET PROCESSING IN A DATATYPE ENGINE
[patent_app_type] => utility
[patent_app_number] => 18/905555
[patent_app_country] => US
[patent_app_date] => 2024-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8435
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18905555
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/905555 | MECHANISM TO ENABLE OUT-OF-ORDER PACKET PROCESSING IN A DATATYPE ENGINE | Oct 2, 2024 | Pending |
Array
(
[id] => 20601709
[patent_doc_number] => 20260079718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-19
[patent_title] => SYSTEM AND METHOD TO BOOT A PCIE ENDPOINT FROM BOOT SOFTWARE STORED IN MEMORY OF A PCIE ROOT COMPLEX
[patent_app_type] => utility
[patent_app_number] => 18/899561
[patent_app_country] => US
[patent_app_date] => 2024-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1357
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18899561
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/899561 | SYSTEM AND METHOD TO BOOT A PCIE ENDPOINT FROM BOOT SOFTWARE STORED IN MEMORY OF A PCIE ROOT COMPLEX | Sep 26, 2024 | Pending |
Array
(
[id] => 19644817
[patent_doc_number] => 20240419337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => DATA CONVERSION CIRCUIT AND MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/820286
[patent_app_country] => US
[patent_app_date] => 2024-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8834
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18820286
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/820286 | DATA CONVERSION CIRCUIT AND MEMORY DEVICE | Aug 29, 2024 | Pending |
| 18/837657 | BUS MONITORING AND CONTROLLING METHOD, ELECTRONIC DEVICE, CHIP, AND STORAGE MEDIUM | Aug 11, 2024 | Pending |