
Getente A. Yimer
Examiner (ID: 10849, Phone: (571)270-7106 , Office: P/2181 )
| Most Active Art Unit | 2181 |
| Art Unit(s) | 2181 |
| Total Applications | 718 |
| Issued Applications | 598 |
| Pending Applications | 65 |
| Abandoned Applications | 74 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17606024
[patent_doc_number] => 11334513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Data communication circuit
[patent_app_type] => utility
[patent_app_number] => 16/819681
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5688
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16819681
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/819681 | Data communication circuit | Mar 15, 2020 | Issued |
Array
(
[id] => 16331314
[patent_doc_number] => 20200302280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => Hybrid Delta Modulator As Neuron With Memory
[patent_app_type] => utility
[patent_app_number] => 16/820704
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4532
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16820704
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/820704 | Hybrid delta modulator as neuron with memory | Mar 15, 2020 | Issued |
Array
(
[id] => 16615597
[patent_doc_number] => 20210034250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/818047
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6366
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16818047
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/818047 | Storage device | Mar 12, 2020 | Issued |
Array
(
[id] => 16330894
[patent_doc_number] => 20200301860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => DISPATCHING INTERRUPTS IN A MULTI-PROCESSOR SYSTEM BASED ON POWER AND PERFORMANCE FACTORS
[patent_app_type] => utility
[patent_app_number] => 16/810031
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4311
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16810031
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/810031 | Dispatching interrupts in a multi-processor system based on power and performance factors | Mar 4, 2020 | Issued |
Array
(
[id] => 16378548
[patent_doc_number] => 20200327390
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => INFORMATION PROCESSING APPARATUS AND METHOD OF OPERATING NEURAL NETWORK COMPUTING DEVICE THEREIN
[patent_app_type] => utility
[patent_app_number] => 16/808124
[patent_app_country] => US
[patent_app_date] => 2020-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12980
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16808124
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/808124 | Information processing apparatus and method of operating neural network computing device therein | Mar 2, 2020 | Issued |
Array
(
[id] => 16101035
[patent_doc_number] => 20200204504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => PACKET PROCESSING SYSTEM, METHOD AND DEVICE HAVING REDUCED STATIC POWER CONSUMPTION
[patent_app_type] => utility
[patent_app_number] => 16/803855
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10360
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -43
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803855
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803855 | Packet processing system, method and device having reduced static power consumption | Feb 26, 2020 | Issued |
Array
(
[id] => 16494183
[patent_doc_number] => 10860224
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Method and system for delivering message in storage system
[patent_app_type] => utility
[patent_app_number] => 16/779430
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7845
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16779430
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/779430 | Method and system for delivering message in storage system | Jan 30, 2020 | Issued |
Array
(
[id] => 17423193
[patent_doc_number] => 11256647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Docking system utilizing multimode USB-C power transmission and conversion
[patent_app_type] => utility
[patent_app_number] => 16/751618
[patent_app_country] => US
[patent_app_date] => 2020-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 13491
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16751618
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/751618 | Docking system utilizing multimode USB-C power transmission and conversion | Jan 23, 2020 | Issued |
Array
(
[id] => 16209079
[patent_doc_number] => 20200242069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => Adaptive interface circuit
[patent_app_type] => utility
[patent_app_number] => 16/747746
[patent_app_country] => US
[patent_app_date] => 2020-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3518
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16747746
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/747746 | Adaptive interface circuit | Jan 20, 2020 | Issued |
Array
(
[id] => 16979970
[patent_doc_number] => 20210224207
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => Self-Learning Apparatus for Connecting Inputs and Outputs of a Programmable Logic Controller to a Field Device
[patent_app_type] => utility
[patent_app_number] => 16/747238
[patent_app_country] => US
[patent_app_date] => 2020-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3996
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16747238
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/747238 | Self-learning apparatus for connecting inputs and outputs of a programmable logic controller to a field device | Jan 19, 2020 | Issued |
Array
(
[id] => 16208892
[patent_doc_number] => 20200241882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => INFORMATION PROCESSING SYSTEM, METHOD OF PROCESSING INFORMATION, AND INFORMATION PROCESSING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/741832
[patent_app_country] => US
[patent_app_date] => 2020-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6215
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16741832
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/741832 | INFORMATION PROCESSING SYSTEM, METHOD OF PROCESSING INFORMATION, AND INFORMATION PROCESSING APPARATUS | Jan 13, 2020 | Abandoned |
Array
(
[id] => 16179018
[patent_doc_number] => 20200225986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => ARBITRATION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/739388
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16739388
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/739388 | Arbitration device | Jan 9, 2020 | Issued |
Array
(
[id] => 16192978
[patent_doc_number] => 20200233827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => BUS DECODE AND TRIGGERING ON DIGITAL DOWN CONVERTED DATA IN A TEST AND MEASUREMENT INSTRUMENT
[patent_app_type] => utility
[patent_app_number] => 16/733613
[patent_app_country] => US
[patent_app_date] => 2020-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16733613
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/733613 | Bus decode and triggering on digital down converted data in a test and measurement instrument | Jan 2, 2020 | Issued |
Array
(
[id] => 16178909
[patent_doc_number] => 20200225877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => INFORMATION PROCESSING APPARATUS AND MEMORY CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 16/733443
[patent_app_country] => US
[patent_app_date] => 2020-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11712
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16733443
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/733443 | Information processing apparatus and memory control method | Jan 2, 2020 | Issued |
Array
(
[id] => 17425476
[patent_doc_number] => 11258947
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Methods and apparatus for multi-lane mapping, link training and lower power modes for a high speed bus interface
[patent_app_type] => utility
[patent_app_number] => 16/730859
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10915
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16730859
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/730859 | Methods and apparatus for multi-lane mapping, link training and lower power modes for a high speed bus interface | Dec 29, 2019 | Issued |
Array
(
[id] => 16918798
[patent_doc_number] => 20210191890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => SYSTEM DIRECT MEMORY ACCESS ENGINE OFFLOAD
[patent_app_type] => utility
[patent_app_number] => 16/723709
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4724
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16723709
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/723709 | System direct memory access engine offload | Dec 19, 2019 | Issued |
Array
(
[id] => 16592662
[patent_doc_number] => 10901925
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Configurable input / output connector in a camera
[patent_app_type] => utility
[patent_app_number] => 16/715644
[patent_app_country] => US
[patent_app_date] => 2019-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4261
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16715644
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/715644 | Configurable input / output connector in a camera | Dec 15, 2019 | Issued |
Array
(
[id] => 16078183
[patent_doc_number] => 20200193078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => OPTIMIZED ALLOCATION OF FUNCTIONS IN HYBRID MOTOR CONTROLLER IMPLEMENTATIONS
[patent_app_type] => utility
[patent_app_number] => 16/710010
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9312
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16710010
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/710010 | Optimized allocation of functions in hybrid motor controller implementations | Dec 10, 2019 | Issued |
Array
(
[id] => 18592447
[patent_doc_number] => 11741350
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Efficient utilization of processing element array
[patent_app_type] => utility
[patent_app_number] => 16/698461
[patent_app_country] => US
[patent_app_date] => 2019-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 27
[patent_no_of_words] => 26623
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16698461
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/698461 | Efficient utilization of processing element array | Nov 26, 2019 | Issued |
Array
(
[id] => 17238434
[patent_doc_number] => 11182314
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-23
[patent_title] => Low latency neural network model loading
[patent_app_type] => utility
[patent_app_number] => 16/698761
[patent_app_country] => US
[patent_app_date] => 2019-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 12758
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16698761
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/698761 | Low latency neural network model loading | Nov 26, 2019 | Issued |