
Getente A. Yimer
Examiner (ID: 10849, Phone: (571)270-7106 , Office: P/2181 )
| Most Active Art Unit | 2181 |
| Art Unit(s) | 2181 |
| Total Applications | 718 |
| Issued Applications | 598 |
| Pending Applications | 65 |
| Abandoned Applications | 74 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20717157
[patent_doc_number] => 12632408
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-19
[patent_title] => Subscriber station and method for deterministic communication in a serial bus system
[patent_app_type] => utility
[patent_app_number] => 18/948599
[patent_app_country] => US
[patent_app_date] => 2024-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4484
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18948599
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/948599 | Subscriber station and method for deterministic communication in a serial bus system | Nov 14, 2024 | Issued |
Array
(
[id] => 19772097
[patent_doc_number] => 20250053523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => METHOD FOR COMMUNICATION BETWEEN COMPONENTS OF AN ELECTRICAL DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/932094
[patent_app_country] => US
[patent_app_date] => 2024-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18932094
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/932094 | METHOD FOR COMMUNICATION BETWEEN COMPONENTS OF AN ELECTRICAL DEVICE | Oct 29, 2024 | Pending |
Array
(
[id] => 20659331
[patent_doc_number] => 20260111375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-23
[patent_title] => UTILIZING KERNEL THREAD DISPATCH LATENCY FOR INPUT/OUTPUT PROCESSING
[patent_app_type] => utility
[patent_app_number] => 18/920321
[patent_app_country] => US
[patent_app_date] => 2024-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2399
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18920321
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/920321 | UTILIZING KERNEL THREAD DISPATCH LATENCY FOR INPUT/OUTPUT PROCESSING | Oct 17, 2024 | Pending |
Array
(
[id] => 20932261
[patent_doc_number] => 12726459
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-09-01
[patent_title] => Method for inter-integrated circuit (I2C) address allocation
[patent_app_type] => utility
[patent_app_number] => 18/912620
[patent_app_country] => US
[patent_app_date] => 2024-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18912620
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/912620 | Method for Inter-Integrated Circuit (I2C) Address Allocation | Oct 10, 2024 | Pending |
Array
(
[id] => 19725889
[patent_doc_number] => 20250028640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => MECHANISM TO ENABLE OUT-OF-ORDER PACKET PROCESSING IN A DATATYPE ENGINE
[patent_app_type] => utility
[patent_app_number] => 18/905555
[patent_app_country] => US
[patent_app_date] => 2024-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8435
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18905555
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/905555 | MECHANISM TO ENABLE OUT-OF-ORDER PACKET PROCESSING IN A DATATYPE ENGINE | Oct 2, 2024 | Pending |
Array
(
[id] => 20601709
[patent_doc_number] => 20260079718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-19
[patent_title] => SYSTEM AND METHOD TO BOOT A PCIE ENDPOINT FROM BOOT SOFTWARE STORED IN MEMORY OF A PCIE ROOT COMPLEX
[patent_app_type] => utility
[patent_app_number] => 18/899561
[patent_app_country] => US
[patent_app_date] => 2024-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1357
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18899561
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/899561 | System and method to boot a PCIe endpoint from boot software stored in memory of a PCIe root complex | Sep 26, 2024 | Issued |
Array
(
[id] => 20570685
[patent_doc_number] => 20260064610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-05
[patent_title] => ADDRESS VALIDATION IN PEER-TO-PEER COMMUNICATION BETWEEN I/O DEVICES OF A COMPUTER
[patent_app_type] => utility
[patent_app_number] => 18/824844
[patent_app_country] => US
[patent_app_date] => 2024-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18824844
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/824844 | ADDRESS VALIDATION IN PEER-TO-PEER COMMUNICATION BETWEEN I/O DEVICES OF A COMPUTER | Sep 3, 2024 | Pending |
Array
(
[id] => 19644817
[patent_doc_number] => 20240419337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => DATA CONVERSION CIRCUIT AND MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/820286
[patent_app_country] => US
[patent_app_date] => 2024-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8834
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18820286
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/820286 | DATA CONVERSION CIRCUIT AND MEMORY DEVICE | Aug 29, 2024 | Issued |
Array
(
[id] => 20520355
[patent_doc_number] => 20260044463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-12
[patent_title] => PREAMBLE DATA ALIGNMENT FOR CONSTANT LATENCY
[patent_app_type] => utility
[patent_app_number] => 18/799530
[patent_app_country] => US
[patent_app_date] => 2024-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2411
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18799530
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/799530 | PREAMBLE DATA ALIGNMENT FOR CONSTANT LATENCY | Aug 8, 2024 | Pending |
Array
(
[id] => 20828316
[patent_doc_number] => 12681885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-14
[patent_title] => Port control in a parallel multi-port system
[patent_app_type] => utility
[patent_app_number] => 18/762461
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 0
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18762461
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/762461 | Port control in a parallel multi-port system | Jul 1, 2024 | Issued |
Array
(
[id] => 19695043
[patent_doc_number] => 20250013588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => SYSTEM AND METHOD FOR VERIFYING AN INPUT/OUTPUT OPERATION OF AN AUTOSAR PLATFORM IN A VIRTUAL ECU ENVIRONMENT
[patent_app_type] => utility
[patent_app_number] => 18/762176
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5604
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18762176
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/762176 | SYSTEM AND METHOD FOR VERIFYING AN INPUT/OUTPUT OPERATION OF AN AUTOSAR PLATFORM IN A VIRTUAL ECU ENVIRONMENT | Jul 1, 2024 | Pending |
Array
(
[id] => 20290154
[patent_doc_number] => 20250315397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-09
[patent_title] => USB HUB WITH CIRCUITRY TO IDENTIFY AND STORE DEVICE RESPONSE DATA
[patent_app_type] => utility
[patent_app_number] => 18/759247
[patent_app_country] => US
[patent_app_date] => 2024-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18759247
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/759247 | USB HUB WITH CIRCUITRY TO IDENTIFY AND STORE DEVICE RESPONSE DATA | Jun 27, 2024 | Issued |
Array
(
[id] => 19686415
[patent_doc_number] => 20250004960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => CONTROLLER, SETTING METHOD, AND SETTING PROGRAM
[patent_app_type] => utility
[patent_app_number] => 18/743821
[patent_app_country] => US
[patent_app_date] => 2024-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6434
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18743821
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/743821 | Controller, setting method, and setting program | Jun 13, 2024 | Issued |
Array
(
[id] => 19695042
[patent_doc_number] => 20250013587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => INTERFACE FUNCTIONAL BLOCK AND DESIGN METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/741864
[patent_app_country] => US
[patent_app_date] => 2024-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8101
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18741864
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/741864 | INTERFACE FUNCTIONAL BLOCK AND DESIGN METHOD THEREOF | Jun 12, 2024 | Issued |
Array
(
[id] => 20758081
[patent_doc_number] => 12650851
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-09
[patent_title] => PCIE device management architecture, method, and system, device, and medium
[patent_app_type] => utility
[patent_app_number] => 19/115457
[patent_app_country] => US
[patent_app_date] => 2024-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4362
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 369
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19115457
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/115457 | PCIE device management architecture, method, and system, device, and medium | Jun 4, 2024 | Issued |
Array
(
[id] => 20395466
[patent_doc_number] => 20250370941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-04
[patent_title] => DMA STRATEGIES FOR AIE CONTROL AND CONFIGURATION
[patent_app_type] => utility
[patent_app_number] => 18/679366
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3566
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679366
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679366 | DMA STRATEGIES FOR AIE CONTROL AND CONFIGURATION | May 29, 2024 | Pending |
Array
(
[id] => 20673307
[patent_doc_number] => 12613819
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-28
[patent_title] => System steering for an I/O sustainability target
[patent_app_type] => utility
[patent_app_number] => 18/664401
[patent_app_country] => US
[patent_app_date] => 2024-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2305
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18664401
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/664401 | System steering for an I/O sustainability target | May 14, 2024 | Issued |
Array
(
[id] => 20666549
[patent_doc_number] => 12608324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-21
[patent_title] => Managing a configuration of a docking station and computing peripherals
[patent_app_type] => utility
[patent_app_number] => 18/658047
[patent_app_country] => US
[patent_app_date] => 2024-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3140
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 367
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18658047
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/658047 | Managing a configuration of a docking station and computing peripherals | May 7, 2024 | Issued |
Array
(
[id] => 19383172
[patent_doc_number] => 20240273042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => Method and Apparatus for Accessing Vehicle Resource and Vehicle Controller
[patent_app_type] => utility
[patent_app_number] => 18/645945
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645945
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/645945 | Method and Apparatus for Accessing Vehicle Resource and Vehicle Controller | Apr 24, 2024 | Issued |
Array
(
[id] => 20310852
[patent_doc_number] => 20250328481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-23
[patent_title] => SYSTEMS AND METHODS OF IMPROVING STORAGE PERFORMANCE WITH USER-CENTRIC DIRECT MEMORY ACCESS
[patent_app_type] => utility
[patent_app_number] => 18/643102
[patent_app_country] => US
[patent_app_date] => 2024-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2144
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18643102
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/643102 | SYSTEMS AND METHODS OF IMPROVING STORAGE PERFORMANCE WITH USER-CENTRIC DIRECT MEMORY ACCESS | Apr 22, 2024 | Pending |