
Gilbert Y. Lee
Examiner (ID: 10652)
| Most Active Art Unit | 3675 |
| Art Unit(s) | 3673, 3675, 3676, 3674 |
| Total Applications | 1748 |
| Issued Applications | 1301 |
| Pending Applications | 98 |
| Abandoned Applications | 364 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4251994
[patent_doc_number] => 06076112
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-13
[patent_title] => 'Prioritized access to shared buffers'
[patent_app_type] => 1
[patent_app_number] => 9/265440
[patent_app_country] => US
[patent_app_date] => 1999-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 27
[patent_no_of_words] => 11190
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/076/06076112.pdf
[firstpage_image] =>[orig_patent_app_number] => 265440
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/265440 | Prioritized access to shared buffers | Mar 8, 1999 | Issued |
Array
(
[id] => 4103614
[patent_doc_number] => 06026461
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-15
[patent_title] => 'Bus arbitration system for multiprocessor architecture'
[patent_app_type] => 1
[patent_app_number] => 9/208139
[patent_app_country] => US
[patent_app_date] => 1998-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 41
[patent_no_of_words] => 44946
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/026/06026461.pdf
[firstpage_image] =>[orig_patent_app_number] => 208139
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/208139 | Bus arbitration system for multiprocessor architecture | Dec 8, 1998 | Issued |
Array
(
[id] => 4167003
[patent_doc_number] => 06065082
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-16
[patent_title] => 'HDLC asynchronous to synchronous converter'
[patent_app_type] => 1
[patent_app_number] => 9/191961
[patent_app_country] => US
[patent_app_date] => 1998-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 5708
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 17
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/065/06065082.pdf
[firstpage_image] =>[orig_patent_app_number] => 191961
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/191961 | HDLC asynchronous to synchronous converter | Nov 12, 1998 | Issued |
Array
(
[id] => 4160361
[patent_doc_number] => 06061756
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-09
[patent_title] => 'Computer system which performs intelligent byte slicing/data packing on a multi-byte wide bus'
[patent_app_type] => 1
[patent_app_number] => 9/089025
[patent_app_country] => US
[patent_app_date] => 1998-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7709
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/061/06061756.pdf
[firstpage_image] =>[orig_patent_app_number] => 089025
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/089025 | Computer system which performs intelligent byte slicing/data packing on a multi-byte wide bus | Jun 1, 1998 | Issued |
Array
(
[id] => 3986164
[patent_doc_number] => 05919263
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-06
[patent_title] => 'Computer peripherals low-power-consumption standby system'
[patent_app_type] => 1
[patent_app_number] => 9/066098
[patent_app_country] => US
[patent_app_date] => 1998-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5561
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/919/05919263.pdf
[firstpage_image] =>[orig_patent_app_number] => 066098
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/066098 | Computer peripherals low-power-consumption standby system | Apr 22, 1998 | Issued |
Array
(
[id] => 4008576
[patent_doc_number] => 05920728
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-06
[patent_title] => 'Dynamic hibernation time in a computer system'
[patent_app_type] => 1
[patent_app_number] => 9/065357
[patent_app_country] => US
[patent_app_date] => 1998-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 8200
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/920/05920728.pdf
[firstpage_image] =>[orig_patent_app_number] => 065357
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/065357 | Dynamic hibernation time in a computer system | Apr 22, 1998 | Issued |
Array
(
[id] => 4120949
[patent_doc_number] => 06052689
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-18
[patent_title] => 'Computer method, apparatus and programmed medium for more efficient database management using histograms with a bounded error selectivity estimation'
[patent_app_type] => 1
[patent_app_number] => 9/062589
[patent_app_country] => US
[patent_app_date] => 1998-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3928
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/052/06052689.pdf
[firstpage_image] =>[orig_patent_app_number] => 062589
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/062589 | Computer method, apparatus and programmed medium for more efficient database management using histograms with a bounded error selectivity estimation | Apr 19, 1998 | Issued |
Array
(
[id] => 4257163
[patent_doc_number] => 06145029
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-07
[patent_title] => 'Computer system with enhanced docking support'
[patent_app_type] => 1
[patent_app_number] => 9/042327
[patent_app_country] => US
[patent_app_date] => 1998-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6325
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/145/06145029.pdf
[firstpage_image] =>[orig_patent_app_number] => 042327
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/042327 | Computer system with enhanced docking support | Mar 12, 1998 | Issued |
Array
(
[id] => 4088518
[patent_doc_number] => 06070215
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-30
[patent_title] => 'Computer system with improved transition to low power operation'
[patent_app_type] => 1
[patent_app_number] => 9/042326
[patent_app_country] => US
[patent_app_date] => 1998-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 9782
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/070/06070215.pdf
[firstpage_image] =>[orig_patent_app_number] => 042326
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/042326 | Computer system with improved transition to low power operation | Mar 12, 1998 | Issued |
Array
(
[id] => 4103584
[patent_doc_number] => 06026459
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-15
[patent_title] => 'System and method for dynamic priority conflict resolution in a multi-processor computer system having shared memory resources'
[patent_app_type] => 1
[patent_app_number] => 9/018032
[patent_app_country] => US
[patent_app_date] => 1998-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6374
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/026/06026459.pdf
[firstpage_image] =>[orig_patent_app_number] => 018032
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/018032 | System and method for dynamic priority conflict resolution in a multi-processor computer system having shared memory resources | Feb 2, 1998 | Issued |
Array
(
[id] => 4021790
[patent_doc_number] => 05987559
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-16
[patent_title] => 'Data processor with protected non-maskable interrupt'
[patent_app_type] => 1
[patent_app_number] => 9/017364
[patent_app_country] => US
[patent_app_date] => 1998-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 5910
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/987/05987559.pdf
[firstpage_image] =>[orig_patent_app_number] => 017364
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/017364 | Data processor with protected non-maskable interrupt | Feb 1, 1998 | Issued |
Array
(
[id] => 4100333
[patent_doc_number] => 06055636
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-25
[patent_title] => 'Method and apparatus for centralizing processing of key and certificate life cycle management'
[patent_app_type] => 1
[patent_app_number] => 9/013875
[patent_app_country] => US
[patent_app_date] => 1998-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3102
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/055/06055636.pdf
[firstpage_image] =>[orig_patent_app_number] => 013875
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/013875 | Method and apparatus for centralizing processing of key and certificate life cycle management | Jan 26, 1998 | Issued |
Array
(
[id] => 4224311
[patent_doc_number] => 06079020
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-20
[patent_title] => 'Method and apparatus for managing a virtual private network'
[patent_app_type] => 1
[patent_app_number] => 9/013743
[patent_app_country] => US
[patent_app_date] => 1998-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 6369
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/079/06079020.pdf
[firstpage_image] =>[orig_patent_app_number] => 013743
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/013743 | Method and apparatus for managing a virtual private network | Jan 26, 1998 | Issued |
Array
(
[id] => 4195481
[patent_doc_number] => 06085328
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-04
[patent_title] => 'Wake up of a sleeping computer using I/O snooping and imperfect packet filtering'
[patent_app_type] => 1
[patent_app_number] => 9/009788
[patent_app_country] => US
[patent_app_date] => 1998-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 9665
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/085/06085328.pdf
[firstpage_image] =>[orig_patent_app_number] => 009788
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/009788 | Wake up of a sleeping computer using I/O snooping and imperfect packet filtering | Jan 19, 1998 | Issued |
Array
(
[id] => 4260499
[patent_doc_number] => 06092197
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-18
[patent_title] => 'System and method for the secure discovery, exploitation and publication of information'
[patent_app_type] => 1
[patent_app_number] => 9/001778
[patent_app_country] => US
[patent_app_date] => 1997-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 27
[patent_no_of_words] => 20526
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/092/06092197.pdf
[firstpage_image] =>[orig_patent_app_number] => 001778
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/001778 | System and method for the secure discovery, exploitation and publication of information | Dec 30, 1997 | Issued |
Array
(
[id] => 4254626
[patent_doc_number] => 06119177
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-12
[patent_title] => 'Digital video disk ROM interfacing apparatus and method thereof'
[patent_app_type] => 1
[patent_app_number] => 9/000983
[patent_app_country] => US
[patent_app_date] => 1997-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4089
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/119/06119177.pdf
[firstpage_image] =>[orig_patent_app_number] => 000983
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/000983 | Digital video disk ROM interfacing apparatus and method thereof | Dec 29, 1997 | Issued |
| 09/000822 | AUTOMATED DUAL SCATTER/GATHER LIST DMA | Dec 29, 1997 | Abandoned |
Array
(
[id] => 4199474
[patent_doc_number] => 06038670
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-14
[patent_title] => 'Computer display switching circuit and method thereof'
[patent_app_type] => 1
[patent_app_number] => 8/999195
[patent_app_country] => US
[patent_app_date] => 1997-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2816
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/038/06038670.pdf
[firstpage_image] =>[orig_patent_app_number] => 999195
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/999195 | Computer display switching circuit and method thereof | Dec 18, 1997 | Issued |
Array
(
[id] => 4101256
[patent_doc_number] => 06018810
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-25
[patent_title] => 'Fault-tolerant interconnection means in a computer system'
[patent_app_type] => 1
[patent_app_number] => 8/989450
[patent_app_country] => US
[patent_app_date] => 1997-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 12
[patent_no_of_words] => 9534
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 310
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/018/06018810.pdf
[firstpage_image] =>[orig_patent_app_number] => 989450
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/989450 | Fault-tolerant interconnection means in a computer system | Dec 11, 1997 | Issued |
Array
(
[id] => 4133449
[patent_doc_number] => 06047377
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-04
[patent_title] => 'Typed, parameterized, and extensible access control permissions'
[patent_app_type] => 1
[patent_app_number] => 8/988857
[patent_app_country] => US
[patent_app_date] => 1997-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 11137
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/047/06047377.pdf
[firstpage_image] =>[orig_patent_app_number] => 988857
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/988857 | Typed, parameterized, and extensible access control permissions | Dec 10, 1997 | Issued |