
Ginette Peralta
Examiner (ID: 17496)
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 286 |
| Issued Applications | 235 |
| Pending Applications | 4 |
| Abandoned Applications | 47 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6539620
[patent_doc_number] => 20020137294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-26
[patent_title] => 'Methods of forming field effect transistors and related field effect transistors constructions'
[patent_app_type] => new
[patent_app_number] => 10/143264
[patent_app_country] => US
[patent_app_date] => 2002-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3450
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0137/20020137294.pdf
[firstpage_image] =>[orig_patent_app_number] => 10143264
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/143264 | Methods of forming field effect transistors and related field effect transistor constructions | May 7, 2002 | Issued |
Array
(
[id] => 946596
[patent_doc_number] => 06964929
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-11-15
[patent_title] => 'Method of forming a narrow gate, and product produced thereby'
[patent_app_type] => utility
[patent_app_number] => 10/137244
[patent_app_country] => US
[patent_app_date] => 2002-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2677
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/964/06964929.pdf
[firstpage_image] =>[orig_patent_app_number] => 10137244
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/137244 | Method of forming a narrow gate, and product produced thereby | May 1, 2002 | Issued |
Array
(
[id] => 6725272
[patent_doc_number] => 20030207584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-06
[patent_title] => 'Patterning tighter and looser pitch geometries'
[patent_app_type] => new
[patent_app_number] => 10/136514
[patent_app_country] => US
[patent_app_date] => 2002-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1285
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0207/20030207584.pdf
[firstpage_image] =>[orig_patent_app_number] => 10136514
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/136514 | Patterning tighter and looser pitch geometries | Apr 30, 2002 | Abandoned |
Array
(
[id] => 6435037
[patent_doc_number] => 20020127837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Methods for forming a die package'
[patent_app_type] => new
[patent_app_number] => 10/136197
[patent_app_country] => US
[patent_app_date] => 2002-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6606
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20020127837.pdf
[firstpage_image] =>[orig_patent_app_number] => 10136197
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/136197 | Methods for forming a die package | Apr 28, 2002 | Issued |
Array
(
[id] => 1115700
[patent_doc_number] => 06800570
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-10-05
[patent_title] => 'Method of forming a metal oxide film'
[patent_app_type] => B2
[patent_app_number] => 10/131473
[patent_app_country] => US
[patent_app_date] => 2002-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3520
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/800/06800570.pdf
[firstpage_image] =>[orig_patent_app_number] => 10131473
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/131473 | Method of forming a metal oxide film | Apr 24, 2002 | Issued |
Array
(
[id] => 1085672
[patent_doc_number] => 06831018
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-12-14
[patent_title] => 'Method for fabricating semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 10/128314
[patent_app_country] => US
[patent_app_date] => 2002-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 8423
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/831/06831018.pdf
[firstpage_image] =>[orig_patent_app_number] => 10128314
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/128314 | Method for fabricating semiconductor device | Apr 23, 2002 | Issued |
Array
(
[id] => 6830001
[patent_doc_number] => 20030181059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-25
[patent_title] => 'Method for fabricating pad oxide layer in semiconductor integrated circuits'
[patent_app_type] => new
[patent_app_number] => 10/128743
[patent_app_country] => US
[patent_app_date] => 2002-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2077
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0181/20030181059.pdf
[firstpage_image] =>[orig_patent_app_number] => 10128743
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/128743 | Method for fabricating pad oxide layer in semiconductor integrated circuits | Apr 22, 2002 | Abandoned |
Array
(
[id] => 6415571
[patent_doc_number] => 20020125579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Semiconductor device having damascene interconnection structure that prevents void formation between interconnections'
[patent_app_type] => new
[patent_app_number] => 10/127599
[patent_app_country] => US
[patent_app_date] => 2002-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3189
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0125/20020125579.pdf
[firstpage_image] =>[orig_patent_app_number] => 10127599
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/127599 | Semiconductor device having damascene interconnection structure that prevents void formation between interconnections | Apr 22, 2002 | Issued |
Array
(
[id] => 5859381
[patent_doc_number] => 20020123238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-05
[patent_title] => 'Method for producing water for use in manufacturing semiconductors'
[patent_app_type] => new
[patent_app_number] => 10/125762
[patent_app_country] => US
[patent_app_date] => 2002-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4426
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0123/20020123238.pdf
[firstpage_image] =>[orig_patent_app_number] => 10125762
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/125762 | Method for producing water for use in manufacturing semiconductors | Apr 17, 2002 | Issued |
Array
(
[id] => 6870216
[patent_doc_number] => 20030082905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-01
[patent_title] => 'Method for forming a uniform damascene profile'
[patent_app_type] => new
[patent_app_number] => 10/117039
[patent_app_country] => US
[patent_app_date] => 2002-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2858
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20030082905.pdf
[firstpage_image] =>[orig_patent_app_number] => 10117039
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/117039 | Method for forming a uniform damascene profile | Apr 7, 2002 | Abandoned |
Array
(
[id] => 1101805
[patent_doc_number] => 06815367
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-09
[patent_title] => 'Elimination of resist footing on tera hardmask'
[patent_app_type] => B2
[patent_app_number] => 10/114484
[patent_app_country] => US
[patent_app_date] => 2002-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2147
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/815/06815367.pdf
[firstpage_image] =>[orig_patent_app_number] => 10114484
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/114484 | Elimination of resist footing on tera hardmask | Apr 2, 2002 | Issued |
Array
(
[id] => 1050070
[patent_doc_number] => 06861347
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-01
[patent_title] => 'Method for forming metal wiring layer of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/114274
[patent_app_country] => US
[patent_app_date] => 2002-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 39
[patent_no_of_words] => 8779
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/861/06861347.pdf
[firstpage_image] =>[orig_patent_app_number] => 10114274
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/114274 | Method for forming metal wiring layer of semiconductor device | Apr 1, 2002 | Issued |
Array
(
[id] => 6755986
[patent_doc_number] => 20030003763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-02
[patent_title] => 'Substrate for information recording media and manufacturing method thereof'
[patent_app_type] => new
[patent_app_number] => 10/105853
[patent_app_country] => US
[patent_app_date] => 2002-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 14096
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20030003763.pdf
[firstpage_image] =>[orig_patent_app_number] => 10105853
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/105853 | Method of manufacturing a substrate for information recording media | Mar 24, 2002 | Issued |
Array
(
[id] => 6048118
[patent_doc_number] => 20020168797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-14
[patent_title] => 'Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures'
[patent_app_type] => new
[patent_app_number] => 10/095561
[patent_app_country] => US
[patent_app_date] => 2002-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8578
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20020168797.pdf
[firstpage_image] =>[orig_patent_app_number] => 10095561
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/095561 | Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures | Mar 11, 2002 | Abandoned |
Array
(
[id] => 5906920
[patent_doc_number] => 20020142586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-03
[patent_title] => 'Method of forming dual damascene structure'
[patent_app_type] => new
[patent_app_number] => 10/094647
[patent_app_country] => US
[patent_app_date] => 2002-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 7857
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20020142586.pdf
[firstpage_image] =>[orig_patent_app_number] => 10094647
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/094647 | Method of forming dual damascene structure | Mar 11, 2002 | Abandoned |
Array
(
[id] => 7625525
[patent_doc_number] => 06723644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-04-20
[patent_title] => 'Method of fabricating a semiconductor device using two chemical mechanical polishing processes to polish regions having different conductive pattern densities'
[patent_app_type] => B2
[patent_app_number] => 10/094994
[patent_app_country] => US
[patent_app_date] => 2002-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 0
[patent_no_of_words] => 2688
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 9
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/723/06723644.pdf
[firstpage_image] =>[orig_patent_app_number] => 10094994
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/094994 | Method of fabricating a semiconductor device using two chemical mechanical polishing processes to polish regions having different conductive pattern densities | Mar 11, 2002 | Issued |
Array
(
[id] => 6735589
[patent_doc_number] => 20030013224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-16
[patent_title] => 'Semiconductor laser device having a high characteristic temperature'
[patent_app_type] => new
[patent_app_number] => 10/094733
[patent_app_country] => US
[patent_app_date] => 2002-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6873
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20030013224.pdf
[firstpage_image] =>[orig_patent_app_number] => 10094733
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/094733 | Semiconductor laser device having a high characteristic temperature | Mar 7, 2002 | Issued |
Array
(
[id] => 6708906
[patent_doc_number] => 20030168655
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-11
[patent_title] => 'Semiconductor constructions; and methods of forming semiconductor constructions'
[patent_app_type] => new
[patent_app_number] => 10/092874
[patent_app_country] => US
[patent_app_date] => 2002-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2926
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20030168655.pdf
[firstpage_image] =>[orig_patent_app_number] => 10092874
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/092874 | Methods of forming semiconductor constructions | Mar 4, 2002 | Issued |
Array
(
[id] => 6435277
[patent_doc_number] => 20020127852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Method of manufacturing semiconductor integrated circuit device and semiconductor manufacturing apparatus'
[patent_app_type] => new
[patent_app_number] => 10/084943
[patent_app_country] => US
[patent_app_date] => 2002-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 11533
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20020127852.pdf
[firstpage_image] =>[orig_patent_app_number] => 10084943
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/084943 | Method of manufacturing semiconductor integrated circuit device and semiconductor manufacturing apparatus | Feb 28, 2002 | Abandoned |
Array
(
[id] => 5840405
[patent_doc_number] => 20020130415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-19
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => new
[patent_app_number] => 10/062468
[patent_app_country] => US
[patent_app_date] => 2002-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 17173
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0130/20020130415.pdf
[firstpage_image] =>[orig_patent_app_number] => 10062468
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/062468 | Semiconductor device and manufacturing method thereof | Feb 4, 2002 | Issued |