Ginette Peralta

Array ( [id] => 1239653 [patent_doc_number] => 06686260 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-03 [patent_title] => 'Process for producing thermally annealed wafers having improved internal gettering' [patent_app_type] => B2 [patent_app_number] => 10/067070 [patent_app_country] => US [patent_app_date] => 2002-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 10507 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 316 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/686/06686260.pdf [firstpage_image] =>[orig_patent_app_number] => 10067070 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 993956 [patent_doc_number] => 06917056 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-12 [patent_title] => 'Optoelectronic submount having an on-edge optoelectronic device' [patent_app_type] => utility [patent_app_number] => 10/066299 [patent_app_country] => US [patent_app_date] => 2002-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 24 [patent_no_of_words] => 2526 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/917/06917056.pdf [firstpage_image] =>[orig_patent_app_number] => 10066299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5933372 [patent_doc_number] => 20020060331 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-05-23 [patent_title] => 'Integrated circuit having a memory cell transistor with a gate oxide layer which is thicker than the gate oxide layer of a peripheral circuit transistor' [patent_app_type] => new [patent_app_number] => 10/053543 [patent_app_country] => US [patent_app_date] => 2002-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 9530 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20020060331.pdf [firstpage_image] =>[orig_patent_app_number] => 10053543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6683441 [patent_doc_number] => 20030119305 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-26 [patent_title] => 'Mask layer and dual damascene interconnect structure in a semiconductor device' [patent_app_type] => new [patent_app_number] => 10/026257 [patent_app_country] => US [patent_app_date] => 2001-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 4479 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20030119305.pdf [firstpage_image] =>[orig_patent_app_number] => 10026257 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6668986 [patent_doc_number] => 20030113970 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-19 [patent_title] => 'Implanted asymmetric doped polysilicon gate FinFET' [patent_app_type] => new [patent_app_number] => 09/683328 [patent_app_country] => US [patent_app_date] => 2001-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3070 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0113/20030113970.pdf [firstpage_image] =>[orig_patent_app_number] => 09683328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1409828 [patent_doc_number] => 06528403 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-03-04 [patent_title] => 'Fabrication process of a semiconductor integrated circuit device' [patent_app_type] => B2 [patent_app_number] => 10/013454 [patent_app_country] => US [patent_app_date] => 2001-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 28 [patent_no_of_words] => 10918 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/528/06528403.pdf [firstpage_image] =>[orig_patent_app_number] => 10013454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6696936 [patent_doc_number] => 20030109130 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-12 [patent_title] => 'Dual-gate process with CMP' [patent_app_type] => new [patent_app_number] => 10/010258 [patent_app_country] => US [patent_app_date] => 2001-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1050 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20030109130.pdf [firstpage_image] =>[orig_patent_app_number] => 10010258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6242479 [patent_doc_number] => 20020045322 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-18 [patent_title] => 'Method of depositing tungsten nitride using a source gas comprising silicon' [patent_app_type] => new [patent_app_number] => 10/004714 [patent_app_country] => US [patent_app_date] => 2001-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1655 [patent_no_of_claims] => 74 [patent_no_of_ind_claims] => 18 [patent_words_short_claim] => 29 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20020045322.pdf [firstpage_image] =>[orig_patent_app_number] => 10004714 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1140851 [patent_doc_number] => 06781184 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-24 [patent_title] => 'Barrier layers for protecting metal oxides from hydrogen degradation' [patent_app_type] => B2 [patent_app_number] => 09/998469 [patent_app_country] => US [patent_app_date] => 2001-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 11605 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781184.pdf [firstpage_image] =>[orig_patent_app_number] => 09998469 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6861249 [patent_doc_number] => 20030092257 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-15 [patent_title] => 'Method for fabricating metal interconnects' [patent_app_type] => new [patent_app_number] => 09/997353 [patent_app_country] => US [patent_app_date] => 2001-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1539 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20030092257.pdf [firstpage_image] =>[orig_patent_app_number] => 09997353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1339955 [patent_doc_number] => 06589855 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-07-08 [patent_title] => 'Methods of processing semiconductor wafer and producing IC card, and carrier' [patent_app_type] => B2 [patent_app_number] => 09/991750 [patent_app_country] => US [patent_app_date] => 2001-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 61 [patent_no_of_words] => 12515 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/589/06589855.pdf [firstpage_image] =>[orig_patent_app_number] => 09991750 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1358723 [patent_doc_number] => 06573158 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-03 [patent_title] => 'Methods of processing semiconductor wafer and producing IC card, and carrier' [patent_app_type] => B2 [patent_app_number] => 09/991747 [patent_app_country] => US [patent_app_date] => 2001-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 61 [patent_no_of_words] => 12525 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/573/06573158.pdf [firstpage_image] =>[orig_patent_app_number] => 09991747 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6801331 [patent_doc_number] => 20030096496 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-22 [patent_title] => 'Method of forming dual damascene structure' [patent_app_type] => new [patent_app_number] => 09/990163 [patent_app_country] => US [patent_app_date] => 2001-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4160 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20030096496.pdf [firstpage_image] =>[orig_patent_app_number] => 09990163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1175372 [patent_doc_number] => 06746950 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-08 [patent_title] => 'Low temperature aluminum planarization process' [patent_app_type] => B2 [patent_app_number] => 09/992743 [patent_app_country] => US [patent_app_date] => 2001-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3184 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/746/06746950.pdf [firstpage_image] =>[orig_patent_app_number] => 09992743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5922033 [patent_doc_number] => 20020115269 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-22 [patent_title] => 'Method of depositing amorphous silicon based films having controlled conductivity' [patent_app_type] => new [patent_app_number] => 10/052878 [patent_app_country] => US [patent_app_date] => 2001-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6634 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20020115269.pdf [firstpage_image] =>[orig_patent_app_number] => 10052878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6792170 [patent_doc_number] => 20030087514 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-08 [patent_title] => 'Hard mask damascene process used to form a semiconductor device' [patent_app_type] => new [patent_app_number] => 10/007929 [patent_app_country] => US [patent_app_date] => 2001-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3855 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0087/20030087514.pdf [firstpage_image] =>[orig_patent_app_number] => 10007929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 783488 [patent_doc_number] => 06992391 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-31 [patent_title] => 'Dual-damascene interconnects without an etch stop layer by alternating ILDs' [patent_app_type] => utility [patent_app_number] => 09/968459 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1695 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/992/06992391.pdf [firstpage_image] =>[orig_patent_app_number] => 09968459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1281467 [patent_doc_number] => 06646345 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-11 [patent_title] => 'Method for forming Co-W-P-Au films' [patent_app_type] => B2 [patent_app_number] => 09/966629 [patent_app_country] => US [patent_app_date] => 2001-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4518 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/646/06646345.pdf [firstpage_image] =>[orig_patent_app_number] => 09966629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1155882 [patent_doc_number] => 06764944 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-20 [patent_title] => 'Method for forming metal wire interconnection in semiconductor devices using dual damascene process' [patent_app_type] => B2 [patent_app_number] => 09/934499 [patent_app_country] => US [patent_app_date] => 2001-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2043 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/764/06764944.pdf [firstpage_image] =>[orig_patent_app_number] => 09934499 [rel_patent_id] =>[rel_patent_doc_number] =>)