Ginette Peralta

Array ( [id] => 5998062 [patent_doc_number] => 20020027621 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-07 [patent_title] => 'Array substrate for a liquid crystal display device and method for fabricating thereof' [patent_app_type] => new [patent_app_number] => 09/893962 [patent_app_country] => US [patent_app_date] => 2001-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6049 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20020027621.pdf [firstpage_image] =>[orig_patent_app_number] => 09893962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7064909 [patent_doc_number] => 20010044164 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-22 [patent_title] => 'Capacitor containing amorphous and polycrystalline ferroelectric films and fabrication method therefor, and method for forming amorphous ferroelectric film' [patent_app_type] => new [patent_app_number] => 09/884029 [patent_app_country] => US [patent_app_date] => 2001-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3196 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20010044164.pdf [firstpage_image] =>[orig_patent_app_number] => 09884029 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6651392 [patent_doc_number] => 20030008496 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-09 [patent_title] => 'Method for making an electronic component with self-aligned drain and gate, in damascene architecture' [patent_app_type] => new [patent_app_number] => 10/030175 [patent_app_country] => US [patent_app_date] => 2002-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4242 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20030008496.pdf [firstpage_image] =>[orig_patent_app_number] => 10030175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1318498 [patent_doc_number] => 06605533 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-12 [patent_title] => 'Process for forming low resistance metal silicide local interconnects' [patent_app_type] => B2 [patent_app_number] => 09/877280 [patent_app_country] => US [patent_app_date] => 2001-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5711 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/605/06605533.pdf [firstpage_image] =>[orig_patent_app_number] => 09877280 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1440092 [patent_doc_number] => 06495443 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-17 [patent_title] => 'Method of re-working copper damascene wafers' [patent_app_type] => B1 [patent_app_number] => 09/874513 [patent_app_country] => US [patent_app_date] => 2001-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 6975 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/495/06495443.pdf [firstpage_image] =>[orig_patent_app_number] => 09874513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1402389 [patent_doc_number] => 06534407 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-03-18 [patent_title] => 'Method for reducing dishing effects during a chemical mechanical polishing process' [patent_app_type] => B2 [patent_app_number] => 09/871663 [patent_app_country] => US [patent_app_date] => 2001-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2862 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/534/06534407.pdf [firstpage_image] =>[orig_patent_app_number] => 09871663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1440161 [patent_doc_number] => 06495477 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-12-17 [patent_title] => 'Method for forming a nitridized interface on a semiconductor substrate' [patent_app_type] => B2 [patent_app_number] => 09/862348 [patent_app_country] => US [patent_app_date] => 2001-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 6549 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/495/06495477.pdf [firstpage_image] =>[orig_patent_app_number] => 09862348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6946957 [patent_doc_number] => 20010020710 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-13 [patent_title] => 'Semiconductor memory device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 09/816399 [patent_app_country] => US [patent_app_date] => 2001-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 40 [patent_no_of_words] => 6333 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20010020710.pdf [firstpage_image] =>[orig_patent_app_number] => 09816399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6892082 [patent_doc_number] => 20010018244 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-30 [patent_title] => 'Capacitor for semiconductor device and method for manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/802910 [patent_app_country] => US [patent_app_date] => 2001-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3671 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20010018244.pdf [firstpage_image] =>[orig_patent_app_number] => 09802910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1216469 [patent_doc_number] => 06706608 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-16 [patent_title] => 'Memory cell capacitors having an over/under configuration' [patent_app_type] => B2 [patent_app_number] => 09/795548 [patent_app_country] => US [patent_app_date] => 2001-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 6942 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 517 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/706/06706608.pdf [firstpage_image] =>[orig_patent_app_number] => 09795548 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6889415 [patent_doc_number] => 20010024870 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-09-27 [patent_title] => 'Fabrication process of a semiconductor integrated circuit device' [patent_app_type] => new [patent_app_number] => 09/773000 [patent_app_country] => US [patent_app_date] => 2001-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 11065 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20010024870.pdf [firstpage_image] =>[orig_patent_app_number] => 09773000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6890560 [patent_doc_number] => 20010007791 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-07-12 [patent_title] => 'Method of reducing stress corrosion induced voiding of patterned metal layers' [patent_app_type] => new-utility [patent_app_number] => 09/765426 [patent_app_country] => US [patent_app_date] => 2001-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2650 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20010007791.pdf [firstpage_image] =>[orig_patent_app_number] => 09765426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 961111 [patent_doc_number] => 06951824 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-10-04 [patent_title] => 'Method for manufacturing a micromechanical component and a component that is manufactured in accordance with the method' [patent_app_type] => utility [patent_app_number] => 10/203729 [patent_app_country] => US [patent_app_date] => 2000-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4486 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/951/06951824.pdf [firstpage_image] =>[orig_patent_app_number] => 10203729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7040012 [patent_doc_number] => 20010005021 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-06-28 [patent_title] => 'Organic electroluminescent device' [patent_app_type] => new-utility [patent_app_number] => 09/740858 [patent_app_country] => US [patent_app_date] => 2000-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 9510 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20010005021.pdf [firstpage_image] =>[orig_patent_app_number] => 09740858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5798627 [patent_doc_number] => 20020008323 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-24 [patent_title] => 'Semiconductor device with dual damascene wiring' [patent_app_type] => new [patent_app_number] => 09/735479 [patent_app_country] => US [patent_app_date] => 2000-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 12729 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20020008323.pdf [firstpage_image] =>[orig_patent_app_number] => 09735479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7104774 [patent_doc_number] => 20010004113 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-06-21 [patent_title] => 'Organic electroluminescent element' [patent_app_type] => new-utility [patent_app_number] => 09/732909 [patent_app_country] => US [patent_app_date] => 2000-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5801 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20010004113.pdf [firstpage_image] =>[orig_patent_app_number] => 09732909 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7640302 [patent_doc_number] => 06395612 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => B1 [patent_app_number] => 09/718832 [patent_app_country] => US [patent_app_date] => 2000-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 28 [patent_no_of_words] => 5632 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 11 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/395/06395612.pdf [firstpage_image] =>[orig_patent_app_number] => 09718832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1424080 [patent_doc_number] => 06503784 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-07 [patent_title] => 'Double gated transistor' [patent_app_type] => B1 [patent_app_number] => 09/670742 [patent_app_country] => US [patent_app_date] => 2000-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 40 [patent_no_of_words] => 6406 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/503/06503784.pdf [firstpage_image] =>[orig_patent_app_number] => 09670742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1232374 [patent_doc_number] => 06693319 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-17 [patent_title] => 'Container capacitor structure and method of formation thereof' [patent_app_type] => B1 [patent_app_number] => 09/652929 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 53 [patent_no_of_words] => 7145 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/693/06693319.pdf [firstpage_image] =>[orig_patent_app_number] => 09652929 [rel_patent_id] =>[rel_patent_doc_number] =>)