Glenn Allen Auve

Array ( [id] => 3121995 [patent_doc_number] => 05408617 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'Inter-system communication system for communicating between operating systems using virtual machine control program' [patent_app_type] => 1 [patent_app_number] => 7/867518 [patent_app_country] => US [patent_app_date] => 1992-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3773 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/408/05408617.pdf [firstpage_image] =>[orig_patent_app_number] => 867518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3110242 [patent_doc_number] => 05293590 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-08 [patent_title] => 'Personal computer with interface controller' [patent_app_type] => 1 [patent_app_number] => 7/864267 [patent_app_country] => US [patent_app_date] => 1992-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3879 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/293/05293590.pdf [firstpage_image] =>[orig_patent_app_number] => 864267 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2976874 [patent_doc_number] => 05265212 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-23 [patent_title] => 'Sharing of bus access among multiple state machines with minimal wait time and prioritization of like cycle types' [patent_app_type] => 1 [patent_app_number] => 7/861637 [patent_app_country] => US [patent_app_date] => 1992-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 7773 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 290 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/265/05265212.pdf [firstpage_image] =>[orig_patent_app_number] => 861637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3070827 [patent_doc_number] => 05339427 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Method and apparatus for distributed locking of shared data, employing a central coupling facility' [patent_app_type] => 1 [patent_app_number] => 7/860808 [patent_app_country] => US [patent_app_date] => 1992-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 26 [patent_no_of_words] => 13176 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/339/05339427.pdf [firstpage_image] =>[orig_patent_app_number] => 860808 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3063249 [patent_doc_number] => 05305442 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-19 [patent_title] => 'Generalized hierarchical architecture for bus adapters' [patent_app_type] => 1 [patent_app_number] => 7/858698 [patent_app_country] => US [patent_app_date] => 1992-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4049 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 311 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/305/05305442.pdf [firstpage_image] =>[orig_patent_app_number] => 858698 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2968641 [patent_doc_number] => 05243703 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-07 [patent_title] => 'Apparatus for synchronously generating clock signals in a data processing system' [patent_app_type] => 1 [patent_app_number] => 7/849211 [patent_app_country] => US [patent_app_date] => 1992-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 15492 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 545 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/243/05243703.pdf [firstpage_image] =>[orig_patent_app_number] => 849211 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2998932 [patent_doc_number] => 05212797 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-18 [patent_title] => 'Multiple CPU system including automatic power supply restoration following instantaneous shutdown' [patent_app_type] => 1 [patent_app_number] => 7/827228 [patent_app_country] => US [patent_app_date] => 1992-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 11219 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/212/05212797.pdf [firstpage_image] =>[orig_patent_app_number] => 827228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2958555 [patent_doc_number] => 05255375 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-19 [patent_title] => 'High performance interface between an asynchronous bus and one or more processors or the like' [patent_app_type] => 1 [patent_app_number] => 7/819389 [patent_app_country] => US [patent_app_date] => 1992-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 13752 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/255/05255375.pdf [firstpage_image] =>[orig_patent_app_number] => 819389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2990330 [patent_doc_number] => 05257385 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-26 [patent_title] => 'Apparatus for providing priority arbitration in a computer system interconnect' [patent_app_type] => 1 [patent_app_number] => 7/815825 [patent_app_country] => US [patent_app_date] => 1991-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4318 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/257/05257385.pdf [firstpage_image] =>[orig_patent_app_number] => 815825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2902051 [patent_doc_number] => 05239651 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-24 [patent_title] => 'Method of and apparatus for arbitration based on the availability of resources' [patent_app_type] => 1 [patent_app_number] => 7/815499 [patent_app_country] => US [patent_app_date] => 1991-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3091 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/239/05239651.pdf [firstpage_image] =>[orig_patent_app_number] => 815499 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3016165 [patent_doc_number] => 05371893 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-06 [patent_title] => 'Look-ahead priority arbitration system and method' [patent_app_type] => 1 [patent_app_number] => 7/816358 [patent_app_country] => US [patent_app_date] => 1991-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3997 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/371/05371893.pdf [firstpage_image] =>[orig_patent_app_number] => 816358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3107059 [patent_doc_number] => 05369771 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Computer with transparent power-saving manipulation of CPU clock' [patent_app_type] => 1 [patent_app_number] => 7/813380 [patent_app_country] => US [patent_app_date] => 1991-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 72 [patent_figures_cnt] => 73 [patent_no_of_words] => 7760 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369771.pdf [firstpage_image] =>[orig_patent_app_number] => 813380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2843518 [patent_doc_number] => 05175861 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-29 [patent_title] => 'Lock processing system' [patent_app_type] => 1 [patent_app_number] => 7/812853 [patent_app_country] => US [patent_app_date] => 1991-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3444 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 349 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/175/05175861.pdf [firstpage_image] =>[orig_patent_app_number] => 812853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3082572 [patent_doc_number] => 05361364 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-01 [patent_title] => 'Peripheral equipment control device' [patent_app_type] => 1 [patent_app_number] => 7/795697 [patent_app_country] => US [patent_app_date] => 1991-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 20 [patent_no_of_words] => 8480 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/361/05361364.pdf [firstpage_image] =>[orig_patent_app_number] => 795697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3106994 [patent_doc_number] => 05369768 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Control device for electronic equipment having operating means and a display device' [patent_app_type] => 1 [patent_app_number] => 7/793117 [patent_app_country] => US [patent_app_date] => 1991-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9883 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369768.pdf [firstpage_image] =>[orig_patent_app_number] => 793117 [rel_patent_id] =>[rel_patent_doc_number] =>)