Glenn Allen Auve

Array ( [id] => 3129655 [patent_doc_number] => 05410712 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'Computer system equipped with extended unit including power supply' [patent_app_type] => 1 [patent_app_number] => 7/774979 [patent_app_country] => US [patent_app_date] => 1991-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 3044 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410712.pdf [firstpage_image] =>[orig_patent_app_number] => 774979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3012160 [patent_doc_number] => 05359716 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-25 [patent_title] => 'Method of and system for providing access to bus in multi-processor system' [patent_app_type] => 1 [patent_app_number] => 7/809646 [patent_app_country] => US [patent_app_date] => 1991-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2202 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/359/05359716.pdf [firstpage_image] =>[orig_patent_app_number] => 809646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2899547 [patent_doc_number] => 05214769 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-25 [patent_title] => 'Multiprocessor control system' [patent_app_type] => 1 [patent_app_number] => 7/760821 [patent_app_country] => US [patent_app_date] => 1991-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3776 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/214/05214769.pdf [firstpage_image] =>[orig_patent_app_number] => 760821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2843074 [patent_doc_number] => 05175839 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-29 [patent_title] => 'Storage control system in a computer system for double-writing' [patent_app_type] => 1 [patent_app_number] => 7/766951 [patent_app_country] => US [patent_app_date] => 1991-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2204 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/175/05175839.pdf [firstpage_image] =>[orig_patent_app_number] => 766951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2799016 [patent_doc_number] => 05155813 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-13 [patent_title] => 'Computer apparatus for brush styled writing' [patent_app_type] => 1 [patent_app_number] => 7/753014 [patent_app_country] => US [patent_app_date] => 1991-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 7141 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/155/05155813.pdf [firstpage_image] =>[orig_patent_app_number] => 753014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2998517 [patent_doc_number] => 05212775 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-18 [patent_title] => 'Method and apparatus for observing internal memory-mapped registers' [patent_app_type] => 1 [patent_app_number] => 7/750771 [patent_app_country] => US [patent_app_date] => 1991-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1755 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/212/05212775.pdf [firstpage_image] =>[orig_patent_app_number] => 750771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3465049 [patent_doc_number] => 05379383 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Communication service control system in an intelligent network providing controllers for controlling different services' [patent_app_type] => 1 [patent_app_number] => 7/745388 [patent_app_country] => US [patent_app_date] => 1991-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4483 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379383.pdf [firstpage_image] =>[orig_patent_app_number] => 745388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2947792 [patent_doc_number] => 05247623 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-21 [patent_title] => 'Automatic multiple personal computer/computer printer connecting system' [patent_app_type] => 1 [patent_app_number] => 7/745299 [patent_app_country] => US [patent_app_date] => 1991-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3931 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/247/05247623.pdf [firstpage_image] =>[orig_patent_app_number] => 745299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2889685 [patent_doc_number] => 05159676 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-27 [patent_title] => 'Semi-smart DRAM controller IC to provide a pseudo-cache mode of operation using standard page mode draws' [patent_app_type] => 1 [patent_app_number] => 7/737893 [patent_app_country] => US [patent_app_date] => 1991-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3699 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 282 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/159/05159676.pdf [firstpage_image] =>[orig_patent_app_number] => 737893 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3094846 [patent_doc_number] => 05280591 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-18 [patent_title] => 'Centralized backplane bus arbiter for multiprocessor systems' [patent_app_type] => 1 [patent_app_number] => 7/733563 [patent_app_country] => US [patent_app_date] => 1991-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4652 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/280/05280591.pdf [firstpage_image] =>[orig_patent_app_number] => 733563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2819936 [patent_doc_number] => 05157777 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-20 [patent_title] => 'Synchronous communication between execution environments in a data processing system employing an object-oriented memory protection mechanism' [patent_app_type] => 1 [patent_app_number] => 7/729869 [patent_app_country] => US [patent_app_date] => 1991-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 9029 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 593 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/157/05157777.pdf [firstpage_image] =>[orig_patent_app_number] => 729869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2976822 [patent_doc_number] => 05274783 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-28 [patent_title] => 'SCSI interface employing bus extender and auxiliary bus' [patent_app_type] => 1 [patent_app_number] => 7/723149 [patent_app_country] => US [patent_app_date] => 1991-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6550 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/274/05274783.pdf [firstpage_image] =>[orig_patent_app_number] => 723149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3041459 [patent_doc_number] => 05317696 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-31 [patent_title] => 'Bus arbitration scheme' [patent_app_type] => 1 [patent_app_number] => 7/721749 [patent_app_country] => US [patent_app_date] => 1991-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2483 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/317/05317696.pdf [firstpage_image] =>[orig_patent_app_number] => 721749 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3063336 [patent_doc_number] => 05283905 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-01 [patent_title] => 'Power supply for computer system manager' [patent_app_type] => 1 [patent_app_number] => 7/719394 [patent_app_country] => US [patent_app_date] => 1991-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9562 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/283/05283905.pdf [firstpage_image] =>[orig_patent_app_number] => 719394 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3035650 [patent_doc_number] => 05289584 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-22 [patent_title] => 'Memory system with FIFO data input' [patent_app_type] => 1 [patent_app_number] => 7/719198 [patent_app_country] => US [patent_app_date] => 1991-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 12806 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/289/05289584.pdf [firstpage_image] =>[orig_patent_app_number] => 719198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3430474 [patent_doc_number] => 05434982 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-18 [patent_title] => 'Electronically configurable connection device' [patent_app_type] => 1 [patent_app_number] => 7/714197 [patent_app_country] => US [patent_app_date] => 1991-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3069 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/434/05434982.pdf [firstpage_image] =>[orig_patent_app_number] => 714197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2989770 [patent_doc_number] => 05257356 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-26 [patent_title] => 'Method of reducing wasted bus bandwidth due to slow responding slaves in a multiprocessor computer system' [patent_app_type] => 1 [patent_app_number] => 7/705873 [patent_app_country] => US [patent_app_date] => 1991-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4307 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/257/05257356.pdf [firstpage_image] =>[orig_patent_app_number] => 705873 [rel_patent_id] =>[rel_patent_doc_number] =>)