
Glenn Allen Auve
Examiner (ID: 3740, Phone: (571)272-3623 , Office: P/2185 )
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2181, 2186, 2308, 2111, 2185, 2175, 2781, 2305 |
| Total Applications | 2279 |
| Issued Applications | 2041 |
| Pending Applications | 51 |
| Abandoned Applications | 199 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10716795
[patent_doc_number] => 20160062942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-03
[patent_title] => 'Child Serial Device Discovery Protocol'
[patent_app_type] => utility
[patent_app_number] => 14/474084
[patent_app_country] => US
[patent_app_date] => 2014-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5028
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14474084
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/474084 | Child serial device discovery protocol | Aug 29, 2014 | Issued |
Array
(
[id] => 9912013
[patent_doc_number] => 20150067216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'Memory Controller and Memory Access Method'
[patent_app_type] => utility
[patent_app_number] => 14/472350
[patent_app_country] => US
[patent_app_date] => 2014-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6181
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14472350
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/472350 | Memory controller and memory access method | Aug 27, 2014 | Issued |
Array
(
[id] => 10079021
[patent_doc_number] => 09116869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-25
[patent_title] => 'Posting interrupts to virtual processors'
[patent_app_type] => utility
[patent_app_number] => 14/467604
[patent_app_country] => US
[patent_app_date] => 2014-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 9
[patent_no_of_words] => 6185
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14467604
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/467604 | Posting interrupts to virtual processors | Aug 24, 2014 | Issued |
Array
(
[id] => 10708961
[patent_doc_number] => 20160055108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-25
[patent_title] => 'MANAGING MESSAGE SIGNALED INTERRUPTS IN VIRTUALIZED COMPUTER SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 14/464695
[patent_app_country] => US
[patent_app_date] => 2014-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4881
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14464695
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/464695 | Managing message signaled interrupts in virtualized computer systems | Aug 19, 2014 | Issued |
Array
(
[id] => 10948447
[patent_doc_number] => 20140351469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-27
[patent_title] => 'Dynamic Address Change Optimizations'
[patent_app_type] => utility
[patent_app_number] => 14/456012
[patent_app_country] => US
[patent_app_date] => 2014-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4884
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14456012
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/456012 | Dynamic address change optimizations | Aug 10, 2014 | Issued |
Array
(
[id] => 11299695
[patent_doc_number] => 09507704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-29
[patent_title] => 'Storage module and method for determining ready/busy status of a plurality of memory dies'
[patent_app_type] => utility
[patent_app_number] => 14/448728
[patent_app_country] => US
[patent_app_date] => 2014-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6214
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14448728
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/448728 | Storage module and method for determining ready/busy status of a plurality of memory dies | Jul 30, 2014 | Issued |
Array
(
[id] => 12291540
[patent_doc_number] => 09934191
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-03
[patent_title] => Systems and methods for assigning addresses to serially arranged circuit nodes
[patent_app_type] => utility
[patent_app_number] => 14/448780
[patent_app_country] => US
[patent_app_date] => 2014-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 7861
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14448780
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/448780 | Systems and methods for assigning addresses to serially arranged circuit nodes | Jul 30, 2014 | Issued |
Array
(
[id] => 9859787
[patent_doc_number] => 20150039804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-05
[patent_title] => 'PCI Express Data Transmission'
[patent_app_type] => utility
[patent_app_number] => 14/447653
[patent_app_country] => US
[patent_app_date] => 2014-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3706
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14447653
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/447653 | PCI express data transmission | Jul 30, 2014 | Issued |
Array
(
[id] => 11680368
[patent_doc_number] => 09678900
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-13
[patent_title] => 'Abnormal interrupt request processing'
[patent_app_type] => utility
[patent_app_number] => 14/328154
[patent_app_country] => US
[patent_app_date] => 2014-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12402
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14328154
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/328154 | Abnormal interrupt request processing | Jul 9, 2014 | Issued |
Array
(
[id] => 11563735
[patent_doc_number] => 09626324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-18
[patent_title] => 'Input/output acceleration in virtualized information handling systems'
[patent_app_type] => utility
[patent_app_number] => 14/326122
[patent_app_country] => US
[patent_app_date] => 2014-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8946
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14326122
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/326122 | Input/output acceleration in virtualized information handling systems | Jul 7, 2014 | Issued |
Array
(
[id] => 10666004
[patent_doc_number] => 20160012148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-14
[patent_title] => 'EFFICIENT SEARCH KEY PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/326388
[patent_app_country] => US
[patent_app_date] => 2014-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 12132
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14326388
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/326388 | Efficient search key processing method | Jul 7, 2014 | Issued |
Array
(
[id] => 9807828
[patent_doc_number] => 20150019773
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-15
[patent_title] => 'SIGNAL PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/325669
[patent_app_country] => US
[patent_app_date] => 2014-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1086
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14325669
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/325669 | SIGNAL PROCESSING APPARATUS | Jul 7, 2014 | Abandoned |
Array
(
[id] => 9807826
[patent_doc_number] => 20150019772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-15
[patent_title] => 'SIGNAL PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/325646
[patent_app_country] => US
[patent_app_date] => 2014-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1537
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14325646
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/325646 | SIGNAL PROCESSING APPARATUS | Jul 7, 2014 | Abandoned |
Array
(
[id] => 10665850
[patent_doc_number] => 20160011994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-14
[patent_title] => 'MULTI-PROCESSOR WITH EFFICIENT SEARCH KEY PROCESSING'
[patent_app_type] => utility
[patent_app_number] => 14/326367
[patent_app_country] => US
[patent_app_date] => 2014-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 12132
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14326367
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/326367 | Multi-processor with efficient search key processing | Jul 7, 2014 | Issued |
Array
(
[id] => 10665851
[patent_doc_number] => 20160011995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-14
[patent_title] => 'ISLAND-BASED NETWORK FLOW PROCESSOR WITH EFFICIENT SEARCH KEY PROCESSING'
[patent_app_type] => utility
[patent_app_number] => 14/326381
[patent_app_country] => US
[patent_app_date] => 2014-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 12132
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14326381
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/326381 | Island-based network flow processor with efficient search key processing | Jul 7, 2014 | Issued |
Array
(
[id] => 9807829
[patent_doc_number] => 20150019774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-15
[patent_title] => 'SIGNAL PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/325678
[patent_app_country] => US
[patent_app_date] => 2014-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1052
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14325678
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/325678 | SIGNAL PROCESSING APPARATUS | Jul 7, 2014 | Abandoned |
Array
(
[id] => 9794827
[patent_doc_number] => 20150006771
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'Chip Having Register to Store Value that Represents Adjustment to Reference Voltage'
[patent_app_type] => utility
[patent_app_number] => 14/321718
[patent_app_country] => US
[patent_app_date] => 2014-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 13016
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14321718
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/321718 | Chip having register to store value that represents adjustment to reference voltage | Jun 30, 2014 | Issued |
Array
(
[id] => 11062610
[patent_doc_number] => 20160259572
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'STORAGE SYSTEM AND STORAGE CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/427999
[patent_app_country] => US
[patent_app_date] => 2014-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9015
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14427999
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/427999 | Storage system and storage control method | Jun 22, 2014 | Issued |
Array
(
[id] => 11482188
[patent_doc_number] => 09588734
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'Translation layer for controlling bus access'
[patent_app_type] => utility
[patent_app_number] => 14/304191
[patent_app_country] => US
[patent_app_date] => 2014-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6321
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14304191
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/304191 | Translation layer for controlling bus access | Jun 12, 2014 | Issued |
Array
(
[id] => 10969610
[patent_doc_number] => 20140372643
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-18
[patent_title] => 'CAMERA CONTROL INTERFACE EXTENSION BUS'
[patent_app_type] => utility
[patent_app_number] => 14/302362
[patent_app_country] => US
[patent_app_date] => 2014-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 22591
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14302362
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/302362 | Camera control interface extension bus | Jun 10, 2014 | Issued |