
Glenn Allen Auve
Examiner (ID: 3740, Phone: (571)272-3623 , Office: P/2185 )
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2181, 2186, 2308, 2111, 2185, 2175, 2781, 2305 |
| Total Applications | 2279 |
| Issued Applications | 2041 |
| Pending Applications | 51 |
| Abandoned Applications | 199 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10471020
[patent_doc_number] => 20150356036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'AGGREGATION OF INTERRUPTS USING EVENT QUEUES'
[patent_app_type] => utility
[patent_app_number] => 14/300388
[patent_app_country] => US
[patent_app_date] => 2014-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10507
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14300388
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/300388 | Aggregation of interrupts using event queues | Jun 9, 2014 | Issued |
Array
(
[id] => 11786716
[patent_doc_number] => 09396151
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'PCI express tunneling over a multi-protocol I/O interconnect'
[patent_app_type] => utility
[patent_app_number] => 14/301100
[patent_app_country] => US
[patent_app_date] => 2014-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 26
[patent_no_of_words] => 11238
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14301100
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/301100 | PCI express tunneling over a multi-protocol I/O interconnect | Jun 9, 2014 | Issued |
Array
(
[id] => 10962665
[patent_doc_number] => 20140365695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-11
[patent_title] => 'ELECTRONIC DEVICE WITH MULTIFUNCTIONAL UNIVERSAL SERIAL BUS PORT'
[patent_app_type] => utility
[patent_app_number] => 14/300428
[patent_app_country] => US
[patent_app_date] => 2014-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3817
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14300428
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/300428 | ELECTRONIC DEVICE WITH MULTIFUNCTIONAL UNIVERSAL SERIAL BUS PORT | Jun 9, 2014 | Abandoned |
Array
(
[id] => 10471029
[patent_doc_number] => 20150356045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'Multi-Host Docking Device'
[patent_app_type] => utility
[patent_app_number] => 14/299062
[patent_app_country] => US
[patent_app_date] => 2014-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10180
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14299062
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/299062 | Multi-host docking device | Jun 8, 2014 | Issued |
Array
(
[id] => 10446806
[patent_doc_number] => 20150331820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'N-FACTORIAL VOLTAGE MODE DRIVER'
[patent_app_type] => utility
[patent_app_number] => 14/278682
[patent_app_country] => US
[patent_app_date] => 2014-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9208
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14278682
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/278682 | N-factorial voltage mode driver | May 14, 2014 | Issued |
Array
(
[id] => 9700563
[patent_doc_number] => 20140250248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-04
[patent_title] => 'METHOD FOR MANAGING A PROCESSOR, LOCK CONTENTION MANAGEMENT APPARATUS, AND COMPUTER SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/274294
[patent_app_country] => US
[patent_app_date] => 2014-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5586
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14274294
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/274294 | Method for managing a processor, lock contention management apparatus, and computer system | May 8, 2014 | Issued |
Array
(
[id] => 11806551
[patent_doc_number] => 09547619
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-17
[patent_title] => 'Wireless docking'
[patent_app_type] => utility
[patent_app_number] => 14/265740
[patent_app_country] => US
[patent_app_date] => 2014-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 25
[patent_no_of_words] => 29035
[patent_no_of_claims] => 92
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14265740
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/265740 | Wireless docking | Apr 29, 2014 | Issued |
Array
(
[id] => 11452123
[patent_doc_number] => 09575767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-21
[patent_title] => 'Electronic system, central processing unit expansion apparatus, portable electronic apparatus and processing method'
[patent_app_type] => utility
[patent_app_number] => 14/264375
[patent_app_country] => US
[patent_app_date] => 2014-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3204
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14264375
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/264375 | Electronic system, central processing unit expansion apparatus, portable electronic apparatus and processing method | Apr 28, 2014 | Issued |
Array
(
[id] => 10416957
[patent_doc_number] => 20150301967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-22
[patent_title] => 'SHARING MESSAGE-SIGNALED INTERRUPTS BETWEEN PERIPHERAL COMPONENT INTERCONNECT (PCI) I/O DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/264272
[patent_app_country] => US
[patent_app_date] => 2014-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7535
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14264272
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/264272 | Sharing message-signaled interrupts between peripheral component interconnect (PCI) I/O devices | Apr 28, 2014 | Issued |
Array
(
[id] => 11801675
[patent_doc_number] => 09542557
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-10
[patent_title] => 'Snoop-based kernel integrity monitoring apparatus and method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/262685
[patent_app_country] => US
[patent_app_date] => 2014-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7319
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14262685
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/262685 | Snoop-based kernel integrity monitoring apparatus and method thereof | Apr 24, 2014 | Issued |
Array
(
[id] => 10235977
[patent_doc_number] => 20150120971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-30
[patent_title] => 'SERVER SYSTEM AND STORAGE SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/259399
[patent_app_country] => US
[patent_app_date] => 2014-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11631
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14259399
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/259399 | SERVER SYSTEM AND STORAGE SYSTEM | Apr 22, 2014 | Abandoned |
Array
(
[id] => 11786719
[patent_doc_number] => 09396154
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'Multi-core processor for managing data packets in communication network'
[patent_app_type] => utility
[patent_app_number] => 14/258046
[patent_app_country] => US
[patent_app_date] => 2014-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4792
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14258046
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/258046 | Multi-core processor for managing data packets in communication network | Apr 21, 2014 | Issued |
Array
(
[id] => 11359206
[patent_doc_number] => 09535859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Sharing message-signaled interrupts between peripheral component interconnect (PCI) I/O devices'
[patent_app_type] => utility
[patent_app_number] => 14/254995
[patent_app_country] => US
[patent_app_date] => 2014-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7496
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14254995
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/254995 | Sharing message-signaled interrupts between peripheral component interconnect (PCI) I/O devices | Apr 16, 2014 | Issued |
Array
(
[id] => 11423263
[patent_doc_number] => 20170031407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-02
[patent_title] => 'A CURRENT CONTROL CIRCUIT AND A METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 15/303244
[patent_app_country] => US
[patent_app_date] => 2014-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3592
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15303244
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/303244 | Current control circuit and a method therefor | Apr 10, 2014 | Issued |
Array
(
[id] => 10401591
[patent_doc_number] => 20150286600
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-08
[patent_title] => 'ARBITRATION MONITORING FOR SERIAL ATTACHED SMALL COMPUTER SYSTEM INTERFACE SYSTEMS DURING DISCOVERY'
[patent_app_type] => utility
[patent_app_number] => 14/248171
[patent_app_country] => US
[patent_app_date] => 2014-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3933
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14248171
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/248171 | Arbitration monitoring for serial attached small computer system interface systems during discovery | Apr 7, 2014 | Issued |
Array
(
[id] => 10392928
[patent_doc_number] => 20150277935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'TECHNIQUES FOR ADAPTIVE INTERFACE SUPPORT'
[patent_app_type] => utility
[patent_app_number] => 14/229870
[patent_app_country] => US
[patent_app_date] => 2014-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 14025
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14229870
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/229870 | Techniques for adaptive interface support | Mar 28, 2014 | Issued |
Array
(
[id] => 10376577
[patent_doc_number] => 20150261584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'COALESCING STAGES IN A MULTIPLE STAGE COMPLETION SEQUENCE'
[patent_app_type] => utility
[patent_app_number] => 14/211167
[patent_app_country] => US
[patent_app_date] => 2014-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6359
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14211167
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/211167 | Coalescing stages in a multiple stage completion sequence | Mar 13, 2014 | Issued |
Array
(
[id] => 11416761
[patent_doc_number] => 09563588
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-02-07
[patent_title] => 'OS bypass inter-processor interrupt delivery mechanism'
[patent_app_type] => utility
[patent_app_number] => 14/208644
[patent_app_country] => US
[patent_app_date] => 2014-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4898
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14208644
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/208644 | OS bypass inter-processor interrupt delivery mechanism | Mar 12, 2014 | Issued |
Array
(
[id] => 11345343
[patent_doc_number] => 09529749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-27
[patent_title] => 'Data bus inversion (DBI) encoding based on the speed of operation'
[patent_app_type] => utility
[patent_app_number] => 14/202783
[patent_app_country] => US
[patent_app_date] => 2014-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6460
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14202783
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/202783 | Data bus inversion (DBI) encoding based on the speed of operation | Mar 9, 2014 | Issued |
Array
(
[id] => 10249922
[patent_doc_number] => 20150134918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-14
[patent_title] => 'SINGLE INPUT/OUTPUT CELL WITH MULTIPLE BOND PADS AND/OR TRANSMITTERS'
[patent_app_type] => utility
[patent_app_number] => 14/191097
[patent_app_country] => US
[patent_app_date] => 2014-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7311
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14191097
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/191097 | Single input/output cell with multiple bond pads and/or transmitters | Feb 25, 2014 | Issued |