
Glenn Allen Auve
Examiner (ID: 15192, Phone: (571)272-3623 , Office: P/2185 )
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2186, 2181, 2175, 2305, 2111, 2308, 2781, 2185 |
| Total Applications | 2279 |
| Issued Applications | 2041 |
| Pending Applications | 51 |
| Abandoned Applications | 199 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9563853
[patent_doc_number] => 20140181566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'INFORMATION PROCESSING APPARATUS AND POWER SUPPLY CONTROL CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 14/190394
[patent_app_country] => US
[patent_app_date] => 2014-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9399
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14190394
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/190394 | Information processing apparatus and power supply control circuit | Feb 25, 2014 | Issued |
Array
(
[id] => 9563623
[patent_doc_number] => 20140181336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'METHOD, APPARATUS AND CABLE FOR ENABLING TWO TYPES OF HDMI COMMUNICATION'
[patent_app_type] => utility
[patent_app_number] => 14/189292
[patent_app_country] => US
[patent_app_date] => 2014-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 15408
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14189292
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/189292 | Method, apparatus and cable for enabling two types of HDMI communication | Feb 24, 2014 | Issued |
Array
(
[id] => 13120507
[patent_doc_number] => 10078607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-18
[patent_title] => Buffer management method and apparatus for universal serial bus communication in wireless environment
[patent_app_type] => utility
[patent_app_number] => 15/033841
[patent_app_country] => US
[patent_app_date] => 2014-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5606
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15033841
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/033841 | Buffer management method and apparatus for universal serial bus communication in wireless environment | Feb 12, 2014 | Issued |
Array
(
[id] => 10059297
[patent_doc_number] => 09098659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-04
[patent_title] => 'Advanced array local clock buffer base block circuit'
[patent_app_type] => utility
[patent_app_number] => 14/159570
[patent_app_country] => US
[patent_app_date] => 2014-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4864
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14159570
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/159570 | Advanced array local clock buffer base block circuit | Jan 20, 2014 | Issued |
Array
(
[id] => 9871484
[patent_doc_number] => 08959276
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-17
[patent_title] => 'Byte selection and steering logic for combined byte shift and byte permute vector unit'
[patent_app_type] => utility
[patent_app_number] => 14/148968
[patent_app_country] => US
[patent_app_date] => 2014-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3908
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14148968
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/148968 | Byte selection and steering logic for combined byte shift and byte permute vector unit | Jan 6, 2014 | Issued |
Array
(
[id] => 10164631
[patent_doc_number] => 09195856
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Data processing lock signal transmission'
[patent_app_type] => utility
[patent_app_number] => 14/074626
[patent_app_country] => US
[patent_app_date] => 2013-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10065
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14074626
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/074626 | Data processing lock signal transmission | Nov 6, 2013 | Issued |
Array
(
[id] => 9688104
[patent_doc_number] => 20140244868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'INTEGRATED CIRCUIT DEVICES, SYSTEMS AND METHODS HAVING AUTOMATIC CONFIGURABLE MAPPING OF INPUT AND/OR OUTPUT DATA CONNECTIONS'
[patent_app_type] => utility
[patent_app_number] => 14/069590
[patent_app_country] => US
[patent_app_date] => 2013-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8092
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14069590
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/069590 | Integrated circuit devices, systems and methods having automatic configurable mapping of input and/or output data connections | Oct 31, 2013 | Issued |
Array
(
[id] => 11739158
[patent_doc_number] => 09703741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-11
[patent_title] => 'Connector with a termination module'
[patent_app_type] => utility
[patent_app_number] => 14/390807
[patent_app_country] => US
[patent_app_date] => 2013-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 19
[patent_no_of_words] => 5976
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14390807
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/390807 | Connector with a termination module | Oct 30, 2013 | Issued |
Array
(
[id] => 9919106
[patent_doc_number] => 20150074311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'SIGNAL INTERRUPTS IN A TRANSACTIONAL MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/068214
[patent_app_country] => US
[patent_app_date] => 2013-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7845
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14068214
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/068214 | Signal interrupts in a transactional memory system | Oct 30, 2013 | Issued |
Array
(
[id] => 10446399
[patent_doc_number] => 20150331413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'Method for Operating a Fieldbus Protocol Capable Field Device'
[patent_app_type] => utility
[patent_app_number] => 14/647716
[patent_app_country] => US
[patent_app_date] => 2013-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3213
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14647716
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/647716 | Method for operating a fieldbus protocol capable field device | Oct 28, 2013 | Issued |
Array
(
[id] => 10228191
[patent_doc_number] => 20150113184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-23
[patent_title] => 'PROCESSOR COMMUNICATIONS'
[patent_app_type] => utility
[patent_app_number] => 14/059127
[patent_app_country] => US
[patent_app_date] => 2013-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 13295
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14059127
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/059127 | Interface between a bus and a inter-thread interconnect | Oct 20, 2013 | Issued |
Array
(
[id] => 10603138
[patent_doc_number] => 09323703
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'Facilitating resource use in multicyle arbitration for single cycle data transfer'
[patent_app_type] => utility
[patent_app_number] => 14/056012
[patent_app_country] => US
[patent_app_date] => 2013-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 10215
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14056012
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/056012 | Facilitating resource use in multicyle arbitration for single cycle data transfer | Oct 16, 2013 | Issued |
Array
(
[id] => 9765731
[patent_doc_number] => 08850079
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-30
[patent_title] => 'Dynamic address change optimizations'
[patent_app_type] => utility
[patent_app_number] => 14/047671
[patent_app_country] => US
[patent_app_date] => 2013-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4863
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14047671
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/047671 | Dynamic address change optimizations | Oct 6, 2013 | Issued |
Array
(
[id] => 10616724
[patent_doc_number] => 09336169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-10
[patent_title] => 'Facilitating resource use in multicycle arbitration for single cycle data transfer'
[patent_app_type] => utility
[patent_app_number] => 14/043935
[patent_app_country] => US
[patent_app_date] => 2013-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 10184
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14043935
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/043935 | Facilitating resource use in multicycle arbitration for single cycle data transfer | Oct 1, 2013 | Issued |
Array
(
[id] => 9270944
[patent_doc_number] => 20140025862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-23
[patent_title] => 'SERVER SYSTEM AND DYNAMIC MAINTENANCE METHOD FOR CROSSBAR BOARD'
[patent_app_type] => utility
[patent_app_number] => 14/032788
[patent_app_country] => US
[patent_app_date] => 2013-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10704
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14032788
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/032788 | Server system and dynamic maintenance method for crossbar board | Sep 19, 2013 | Issued |
Array
(
[id] => 11207003
[patent_doc_number] => 09436630
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-06
[patent_title] => 'Using dual phys to support multiple PCIe link widths'
[patent_app_type] => utility
[patent_app_number] => 14/026062
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6785
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14026062
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/026062 | Using dual phys to support multiple PCIe link widths | Sep 12, 2013 | Issued |
Array
(
[id] => 9465329
[patent_doc_number] => 20140129756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-08
[patent_title] => 'DATA PROCESSING DEVICE AND DATA PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/025451
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 12346
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025451
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025451 | DATA PROCESSING DEVICE AND DATA PROCESSING METHOD | Sep 11, 2013 | Abandoned |
Array
(
[id] => 9919104
[patent_doc_number] => 20150074309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'SIGNAL INTERRUPTS IN A TRANSACTIONAL MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/021090
[patent_app_country] => US
[patent_app_date] => 2013-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8295
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14021090
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/021090 | Signal interrupts in a transactional memory system | Sep 8, 2013 | Issued |
Array
(
[id] => 11285576
[patent_doc_number] => 09501431
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-11-22
[patent_title] => 'Remote control monitoring of data center equipment'
[patent_app_type] => utility
[patent_app_number] => 14/018937
[patent_app_country] => US
[patent_app_date] => 2013-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5674
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018937
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018937 | Remote control monitoring of data center equipment | Sep 4, 2013 | Issued |
Array
(
[id] => 9790574
[patent_doc_number] => 20150002519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'CONTROL SYSTEM AND METHOD FOR LIGHTING UP SCREEN OF ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/010545
[patent_app_country] => US
[patent_app_date] => 2013-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 985
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14010545
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/010545 | CONTROL SYSTEM AND METHOD FOR LIGHTING UP SCREEN OF ELECTRONIC DEVICE | Aug 26, 2013 | Abandoned |