
Glenn Allen Auve
Examiner (ID: 3740, Phone: (571)272-3623 , Office: P/2185 )
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2181, 2186, 2308, 2111, 2185, 2175, 2781, 2305 |
| Total Applications | 2279 |
| Issued Applications | 2041 |
| Pending Applications | 51 |
| Abandoned Applications | 199 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10131102
[patent_doc_number] => 09164938
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'Method to integrate ARM ecosystem IPs into PCI-based interconnect'
[patent_app_type] => utility
[patent_app_number] => 13/732955
[patent_app_country] => US
[patent_app_date] => 2013-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 7555
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13732955
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/732955 | Method to integrate ARM ecosystem IPs into PCI-based interconnect | Jan 1, 2013 | Issued |
Array
(
[id] => 8820050
[patent_doc_number] => 20130121095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'MEMORY CONTROLLER, SYSTEM INCLUDING THE CONTROLLER, AND MEMORY DELAY AMOUNT CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/731429
[patent_app_country] => US
[patent_app_date] => 2012-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2841
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13731429
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/731429 | MEMORY CONTROLLER, SYSTEM INCLUDING THE CONTROLLER, AND MEMORY DELAY AMOUNT CONTROL METHOD | Dec 30, 2012 | Abandoned |
Array
(
[id] => 9571467
[patent_doc_number] => 20140189180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'METHOD AND SYSTEM FOR CHANGING BUS DIRECTION IN MEMORY SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 13/732060
[patent_app_country] => US
[patent_app_date] => 2012-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3476
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13732060
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/732060 | Method and system for changing bus direction in memory systems | Dec 30, 2012 | Issued |
Array
(
[id] => 8988288
[patent_doc_number] => 20130215569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'INTEGRATED CIRCUIT CHIP, MOBILE DEVICE INCLUDING THE SAME, AND METHOD FOR OPERATING THE MOBILE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/716462
[patent_app_country] => US
[patent_app_date] => 2012-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4045
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13716462
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/716462 | Integrated circuit chip, mobile device including the same, and method for operating the mobile device with improved impedance matching function control | Dec 16, 2012 | Issued |
Array
(
[id] => 9548505
[patent_doc_number] => 20140173153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'METHOD AND SYSTEM FOR DETECTING MULTIPLE EXPANDERS IN AN SAS TOPOLOGY HAVING THE SAME ADDRESS'
[patent_app_type] => utility
[patent_app_number] => 13/715103
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3952
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13715103
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/715103 | Method and system for detecting multiple expanders in an SAS topology having the same address | Dec 13, 2012 | Issued |
Array
(
[id] => 8886390
[patent_doc_number] => 20130159574
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'DATA TRANSFERRING APPARATUS AND DATA TRANSFERRING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/715746
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6111
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13715746
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/715746 | Data transferring apparatus and data transferring method | Dec 13, 2012 | Issued |
Array
(
[id] => 10065968
[patent_doc_number] => 09104818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Accelerator management device, accelerator management method, and input-output device'
[patent_app_type] => utility
[patent_app_number] => 13/714479
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 6337
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13714479
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/714479 | Accelerator management device, accelerator management method, and input-output device | Dec 13, 2012 | Issued |
Array
(
[id] => 9548507
[patent_doc_number] => 20140173155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'MOBILE DEVICE DOCK'
[patent_app_type] => utility
[patent_app_number] => 13/715092
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5576
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13715092
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/715092 | Mobile device dock | Dec 13, 2012 | Issued |
Array
(
[id] => 9548517
[patent_doc_number] => 20140173165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'Expander for Loop Architectures'
[patent_app_type] => utility
[patent_app_number] => 13/713363
[patent_app_country] => US
[patent_app_date] => 2012-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3666
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13713363
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/713363 | Expander for loop architectures | Dec 12, 2012 | Issued |
Array
(
[id] => 9527548
[patent_doc_number] => 08751839
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-10
[patent_title] => 'Method and device for activation of components'
[patent_app_type] => utility
[patent_app_number] => 13/710905
[patent_app_country] => US
[patent_app_date] => 2012-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 12075
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13710905
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/710905 | Method and device for activation of components | Dec 10, 2012 | Issued |
Array
(
[id] => 9974138
[patent_doc_number] => 09021174
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-28
[patent_title] => 'Interface for bridging out-of-band information from a downstream communication link to an upstream communication link'
[patent_app_type] => utility
[patent_app_number] => 13/710401
[patent_app_country] => US
[patent_app_date] => 2012-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 7008
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13710401
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/710401 | Interface for bridging out-of-band information from a downstream communication link to an upstream communication link | Dec 9, 2012 | Issued |
Array
(
[id] => 8917988
[patent_doc_number] => 20130179613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'NETWORK ON CHIP (NOC) WITH QOS FEATURES'
[patent_app_type] => utility
[patent_app_number] => 13/680965
[patent_app_country] => US
[patent_app_date] => 2012-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5465
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13680965
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/680965 | NETWORK ON CHIP (NOC) WITH QOS FEATURES | Nov 18, 2012 | Abandoned |
Array
(
[id] => 8735232
[patent_doc_number] => 20130080801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-28
[patent_title] => 'COMPUTER SYSTEM FOR SUPPLYING ELECTRIC POWER TO EXTERNAL APPARATUS AND CONTROL METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/680695
[patent_app_country] => US
[patent_app_date] => 2012-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4975
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13680695
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/680695 | Computer system for supplying electric power to external apparatus and control method thereof | Nov 18, 2012 | Issued |
Array
(
[id] => 9479287
[patent_doc_number] => 20140136750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-15
[patent_title] => 'OPERATING M-PHY BASED COMMUNICATIONS OVER SERIAL ADVANCED TECHNOLOGY ATTACHMENT (SATA)-BASED INTERFACE, AND RELATED CABLES, CONNECTORS, SYSTEMS AND METHODS'
[patent_app_type] => utility
[patent_app_number] => 13/678461
[patent_app_country] => US
[patent_app_date] => 2012-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8891
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13678461
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/678461 | Operating M-PHY based communications over serial advanced technology attachment (SATA)-based interface, and related cables, connectors, systems and methods | Nov 14, 2012 | Issued |
Array
(
[id] => 8823721
[patent_doc_number] => 20130124765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'SIGNAL TRANSFER CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/674380
[patent_app_country] => US
[patent_app_date] => 2012-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 21450
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13674380
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/674380 | Signal transfer circuit for offsetting signal delay | Nov 11, 2012 | Issued |
Array
(
[id] => 10009727
[patent_doc_number] => 09053249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-09
[patent_title] => 'Removable memory cartridge and docking station compatible with media drive expansion slots'
[patent_app_type] => utility
[patent_app_number] => 13/672290
[patent_app_country] => US
[patent_app_date] => 2012-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 10228
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13672290
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/672290 | Removable memory cartridge and docking station compatible with media drive expansion slots | Nov 7, 2012 | Issued |
Array
(
[id] => 8698974
[patent_doc_number] => 20130060982
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-07
[patent_title] => 'INFORMATION PROCESSING SYSTEM AND METHOD OF CONTROLLING HARDWARE OF THE INFORMATION PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/669895
[patent_app_country] => US
[patent_app_date] => 2012-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12067
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13669895
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/669895 | INFORMATION PROCESSING SYSTEM AND METHOD OF CONTROLLING HARDWARE OF THE INFORMATION PROCESSING SYSTEM | Nov 5, 2012 | Abandoned |
Array
(
[id] => 8709968
[patent_doc_number] => 20130067257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-14
[patent_title] => 'Power Managed Lock Optimization'
[patent_app_type] => utility
[patent_app_number] => 13/669890
[patent_app_country] => US
[patent_app_date] => 2012-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7602
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13669890
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/669890 | Power managed lock optimization | Nov 5, 2012 | Issued |
Array
(
[id] => 9947453
[patent_doc_number] => 08996781
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-31
[patent_title] => 'Integrated storage/processing devices, systems and methods for performing big data analytics'
[patent_app_type] => utility
[patent_app_number] => 13/669727
[patent_app_country] => US
[patent_app_date] => 2012-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8986
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13669727
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/669727 | Integrated storage/processing devices, systems and methods for performing big data analytics | Nov 5, 2012 | Issued |
Array
(
[id] => 10969624
[patent_doc_number] => 20140372656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-18
[patent_title] => 'DATA PROCESSING DEVICE, SEMICONDUCTOR EXTERNAL VIEW INSPECTION DEVICE, AND DATA VOLUME INCREASE ALLEVIATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/364371
[patent_app_country] => US
[patent_app_date] => 2012-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 9412
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14364371
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/364371 | Data processing device, semiconductor external view inspection device, and data volume increase alleviation method | Oct 31, 2012 | Issued |