
Glenn Allen Auve
Examiner (ID: 3740, Phone: (571)272-3623 , Office: P/2185 )
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2181, 2186, 2308, 2111, 2185, 2175, 2781, 2305 |
| Total Applications | 2279 |
| Issued Applications | 2041 |
| Pending Applications | 51 |
| Abandoned Applications | 199 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8843227
[patent_doc_number] => 20130138855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-30
[patent_title] => 'STORAGE DEVICE WITH HOT-SPARE DISK, METHOD FOR STORAGE DEVICE DISK REPLACEMENT, AND DATA TRANSMISSION METHOD FOR DISK REPLACEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/532798
[patent_app_country] => US
[patent_app_date] => 2012-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1955
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13532798
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/532798 | STORAGE DEVICE WITH HOT-SPARE DISK, METHOD FOR STORAGE DEVICE DISK REPLACEMENT, AND DATA TRANSMISSION METHOD FOR DISK REPLACEMENT | Jun 25, 2012 | Abandoned |
Array
(
[id] => 9714261
[patent_doc_number] => 08838861
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-16
[patent_title] => 'Methods and apparatuses for trace multicast across a bus structure, and related systems'
[patent_app_type] => utility
[patent_app_number] => 13/531863
[patent_app_country] => US
[patent_app_date] => 2012-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5650
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13531863
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/531863 | Methods and apparatuses for trace multicast across a bus structure, and related systems | Jun 24, 2012 | Issued |
Array
(
[id] => 10879282
[patent_doc_number] => 08904079
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Tunneling platform management messages through inter-processor interconnects'
[patent_app_type] => utility
[patent_app_number] => 13/532085
[patent_app_country] => US
[patent_app_date] => 2012-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 8240
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13532085
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/532085 | Tunneling platform management messages through inter-processor interconnects | Jun 24, 2012 | Issued |
Array
(
[id] => 10901372
[patent_doc_number] => 08924614
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-30
[patent_title] => 'Host controller apparatus, information processing apparatus, and event information output method'
[patent_app_type] => utility
[patent_app_number] => 13/532296
[patent_app_country] => US
[patent_app_date] => 2012-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7019
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13532296
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/532296 | Host controller apparatus, information processing apparatus, and event information output method | Jun 24, 2012 | Issued |
Array
(
[id] => 9264731
[patent_doc_number] => 20130346660
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'USB DEVICE CONTROL USING ENDPOINT TYPE DETECTION DURING ENUMERATION'
[patent_app_type] => utility
[patent_app_number] => 13/532730
[patent_app_country] => US
[patent_app_date] => 2012-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4361
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13532730
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/532730 | USB device control using endpoint type detection during enumeration | Jun 24, 2012 | Issued |
Array
(
[id] => 9714269
[patent_doc_number] => 08838869
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-09-16
[patent_title] => 'Multi-protocol data bus interface'
[patent_app_type] => utility
[patent_app_number] => 13/531370
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5013
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13531370
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/531370 | Multi-protocol data bus interface | Jun 21, 2012 | Issued |
Array
(
[id] => 8698973
[patent_doc_number] => 20130060983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-07
[patent_title] => 'Administering Computing System Resources In A Computing System'
[patent_app_type] => utility
[patent_app_number] => 13/529217
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8779
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13529217
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/529217 | Administering computing system resources in a computing system | Jun 20, 2012 | Issued |
Array
(
[id] => 9980374
[patent_doc_number] => 09026703
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-05
[patent_title] => 'Bus monitoring device, bus monitoring method, and program'
[patent_app_type] => utility
[patent_app_number] => 13/527752
[patent_app_country] => US
[patent_app_date] => 2012-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13402
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13527752
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/527752 | Bus monitoring device, bus monitoring method, and program | Jun 19, 2012 | Issued |
Array
(
[id] => 9499989
[patent_doc_number] => 08738829
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-27
[patent_title] => 'Information system for replacing failed I/O board with standby I/O board'
[patent_app_type] => utility
[patent_app_number] => 13/490934
[patent_app_country] => US
[patent_app_date] => 2012-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 6923
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13490934
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/490934 | Information system for replacing failed I/O board with standby I/O board | Jun 6, 2012 | Issued |
Array
(
[id] => 8672372
[patent_doc_number] => 20130046910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-21
[patent_title] => 'METHOD FOR MANAGING A PROCESSOR, LOCK CONTENTION MANAGEMENT APPARATUS, AND COMPUTER SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/489202
[patent_app_country] => US
[patent_app_date] => 2012-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5564
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13489202
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/489202 | Method for managing a processor, lock contention management apparatus, and computer system | Jun 4, 2012 | Issued |
Array
(
[id] => 8626986
[patent_doc_number] => 08359490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-22
[patent_title] => 'Memory controller, system including the controller, and memory delay amount control method'
[patent_app_type] => utility
[patent_app_number] => 13/462689
[patent_app_country] => US
[patent_app_date] => 2012-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2825
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13462689
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/462689 | Memory controller, system including the controller, and memory delay amount control method | May 1, 2012 | Issued |
Array
(
[id] => 9282843
[patent_doc_number] => 20140032811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-30
[patent_title] => 'MULTI-ROOT PERIPHERAL CONNECT INTERFACE MANAGER'
[patent_app_type] => utility
[patent_app_number] => 14/112379
[patent_app_country] => US
[patent_app_date] => 2012-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6592
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14112379
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/112379 | Multi-root peripheral component interconnect manager | Apr 19, 2012 | Issued |
Array
(
[id] => 8667430
[patent_doc_number] => 08380903
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Administering the polling of a number of devices for device status'
[patent_app_type] => utility
[patent_app_number] => 13/442000
[patent_app_country] => US
[patent_app_date] => 2012-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6121
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13442000
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/442000 | Administering the polling of a number of devices for device status | Apr 8, 2012 | Issued |
Array
(
[id] => 9878855
[patent_doc_number] => 08966151
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-24
[patent_title] => 'Apparatus and method for a reduced pin count (RPC) memory bus interface including a read data strobe signal'
[patent_app_type] => utility
[patent_app_number] => 13/435445
[patent_app_country] => US
[patent_app_date] => 2012-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7927
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13435445
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/435445 | Apparatus and method for a reduced pin count (RPC) memory bus interface including a read data strobe signal | Mar 29, 2012 | Issued |
Array
(
[id] => 9341345
[patent_doc_number] => 20140068129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'METHOD FOR IMPLEMENTING SECURE DATA CHANNEL BETWEEN PROCESSOR AND DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/997956
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4836
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13997956
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/997956 | Method for implementing secure data channel between processor and devices | Mar 27, 2012 | Issued |
Array
(
[id] => 8558075
[patent_doc_number] => 08332559
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-11
[patent_title] => 'Power managed lock optimization'
[patent_app_type] => utility
[patent_app_number] => 13/413796
[patent_app_country] => US
[patent_app_date] => 2012-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 7587
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13413796
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/413796 | Power managed lock optimization | Mar 6, 2012 | Issued |
Array
(
[id] => 8291519
[patent_doc_number] => 20120179849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-12
[patent_title] => 'PROGRAMMABLE CONTROLLER'
[patent_app_type] => utility
[patent_app_number] => 13/399100
[patent_app_country] => US
[patent_app_date] => 2012-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8335
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13399100
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/399100 | Programmable controller using master-slave communication | Feb 16, 2012 | Issued |
Array
(
[id] => 10854213
[patent_doc_number] => 08880924
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-04
[patent_title] => 'Hot-plugging of multi-core processor'
[patent_app_type] => utility
[patent_app_number] => 13/396617
[patent_app_country] => US
[patent_app_date] => 2012-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7529
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13396617
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/396617 | Hot-plugging of multi-core processor | Feb 14, 2012 | Issued |
Array
(
[id] => 9555539
[patent_doc_number] => 08762611
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-24
[patent_title] => 'System comprising a bus, and method to transmit data over a bus system'
[patent_app_type] => utility
[patent_app_number] => 13/397229
[patent_app_country] => US
[patent_app_date] => 2012-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 6072
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13397229
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/397229 | System comprising a bus, and method to transmit data over a bus system | Feb 14, 2012 | Issued |
Array
(
[id] => 9493055
[patent_doc_number] => 20140143461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-22
[patent_title] => 'SERIAL INTERFACE'
[patent_app_type] => utility
[patent_app_number] => 13/985715
[patent_app_country] => US
[patent_app_date] => 2012-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5082
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13985715
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/985715 | Synchronous serial data-exchange system | Feb 13, 2012 | Issued |