
Glenn Allen Auve
Examiner (ID: 8999)
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2111, 2186, 2308, 2781, 2305, 2175, 2181, 2185 |
| Total Applications | 2279 |
| Issued Applications | 2039 |
| Pending Applications | 51 |
| Abandoned Applications | 199 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6651985
[patent_doc_number] => 20100229049
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-09
[patent_title] => 'Trigger Core'
[patent_app_type] => utility
[patent_app_number] => 12/782444
[patent_app_country] => US
[patent_app_date] => 2010-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 16111
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0229/20100229049.pdf
[firstpage_image] =>[orig_patent_app_number] => 12782444
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/782444 | Method and computer program product for event detection | May 17, 2010 | Issued |
Array
(
[id] => 6117113
[patent_doc_number] => 20110191605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-04
[patent_title] => 'TIME SEQUENCE CONTROL CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/768578
[patent_app_country] => US
[patent_app_date] => 2010-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1144
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20110191605.pdf
[firstpage_image] =>[orig_patent_app_number] => 12768578
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/768578 | Time sequence control circuit | Apr 26, 2010 | Issued |
Array
(
[id] => 8366651
[patent_doc_number] => 08255729
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-28
[patent_title] => 'Time sequence control circuit'
[patent_app_type] => utility
[patent_app_number] => 12/768572
[patent_app_country] => US
[patent_app_date] => 2010-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1675
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 347
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12768572
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/768572 | Time sequence control circuit | Apr 26, 2010 | Issued |
Array
(
[id] => 4636877
[patent_doc_number] => 08015340
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-06
[patent_title] => 'Enhanced data communication by a non-volatile memory card'
[patent_app_type] => utility
[patent_app_number] => 12/762041
[patent_app_country] => US
[patent_app_date] => 2010-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 7586
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/015/08015340.pdf
[firstpage_image] =>[orig_patent_app_number] => 12762041
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/762041 | Enhanced data communication by a non-volatile memory card | Apr 15, 2010 | Issued |
Array
(
[id] => 8343118
[patent_doc_number] => 08245058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-14
[patent_title] => 'Serial port connector with power output function'
[patent_app_type] => utility
[patent_app_number] => 12/761408
[patent_app_country] => US
[patent_app_date] => 2010-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1369
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12761408
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/761408 | Serial port connector with power output function | Apr 15, 2010 | Issued |
Array
(
[id] => 8637731
[patent_doc_number] => 20130029534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-31
[patent_title] => 'CONNECTOR WITH WIRELESS CONNECTIVITY'
[patent_app_type] => utility
[patent_app_number] => 13/639507
[patent_app_country] => US
[patent_app_date] => 2010-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2513
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13639507
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/639507 | CONNECTOR WITH WIRELESS CONNECTIVITY | Apr 12, 2010 | Abandoned |
Array
(
[id] => 6217710
[patent_doc_number] => 20110138203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-09
[patent_title] => 'UNIVERSAL SERIAL BUS APPARATUS FOR LOWERING POWER CONSUMPTION'
[patent_app_type] => utility
[patent_app_number] => 12/754629
[patent_app_country] => US
[patent_app_date] => 2010-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3187
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20110138203.pdf
[firstpage_image] =>[orig_patent_app_number] => 12754629
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/754629 | UNIVERSAL SERIAL BUS APPARATUS FOR LOWERING POWER CONSUMPTION | Apr 5, 2010 | Abandoned |
Array
(
[id] => 8297318
[patent_doc_number] => 08225117
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-17
[patent_title] => 'Electronic device and image processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/753410
[patent_app_country] => US
[patent_app_date] => 2010-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5875
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12753410
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/753410 | Electronic device and image processing apparatus | Apr 1, 2010 | Issued |
Array
(
[id] => 8222831
[patent_doc_number] => 20120137037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'Data Acquisition Card, Expansion Control System For Data Acquisition Card And Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 13/389347
[patent_app_country] => US
[patent_app_date] => 2010-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6303
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13389347
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/389347 | Data acquisition card, expansion control system for data acquisition card and method thereof | Mar 23, 2010 | Issued |
Array
(
[id] => 7714076
[patent_doc_number] => 20120005399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-05
[patent_title] => 'DATA TRANSMISSION SYSTEM AND METHOD OF READING DATA'
[patent_app_type] => utility
[patent_app_number] => 13/255682
[patent_app_country] => US
[patent_app_date] => 2010-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6406
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20120005399.pdf
[firstpage_image] =>[orig_patent_app_number] => 13255682
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/255682 | Data transmission system and method of reading data | Mar 3, 2010 | Issued |
Array
(
[id] => 6232963
[patent_doc_number] => 20100265537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-21
[patent_title] => 'PERIPHERAL COMPONENT INTERCONNECT EXPRESS (PCI-E) SIGNAL TRANSMISSION APPARATUS AND IMAGE FORMING APPARATUS USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/700846
[patent_app_country] => US
[patent_app_date] => 2010-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4343
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20100265537.pdf
[firstpage_image] =>[orig_patent_app_number] => 12700846
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/700846 | Peripheral component interconnect express (PCI-E) signal transmission apparatus and image forming apparatus using the same | Feb 4, 2010 | Issued |
Array
(
[id] => 9714268
[patent_doc_number] => 08838867
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-16
[patent_title] => 'Software-based virtual PCI system'
[patent_app_type] => utility
[patent_app_number] => 12/655135
[patent_app_country] => US
[patent_app_date] => 2009-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3978
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12655135
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/655135 | Software-based virtual PCI system | Dec 22, 2009 | Issued |
Array
(
[id] => 9392265
[patent_doc_number] => 08688887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Computer peripheral expansion apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/644629
[patent_app_country] => US
[patent_app_date] => 2009-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5078
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12644629
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/644629 | Computer peripheral expansion apparatus | Dec 21, 2009 | Issued |
Array
(
[id] => 6446750
[patent_doc_number] => 20100169695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-01
[patent_title] => 'AUTONOMOUS MULTI-DEVICE EVENT SYNCHRONIZATION AND SEQUENCING TECHNIQUE ELIMINATING MASTER AND SLAVE ASSIGNMENTS'
[patent_app_type] => utility
[patent_app_number] => 12/645258
[patent_app_country] => US
[patent_app_date] => 2009-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7644
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20100169695.pdf
[firstpage_image] =>[orig_patent_app_number] => 12645258
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/645258 | Autonomous multi-device event synchronization and sequencing technique eliminating master and slave assignments | Dec 21, 2009 | Issued |
Array
(
[id] => 6443523
[patent_doc_number] => 20100169533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-01
[patent_title] => 'MULTI-PORT SYSTEM AND METHOD FOR ROUTING A DATA ELEMENT WITHIN AN INTERCONNECTION FABRIC'
[patent_app_type] => utility
[patent_app_number] => 12/643385
[patent_app_country] => US
[patent_app_date] => 2009-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11053
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20100169533.pdf
[firstpage_image] =>[orig_patent_app_number] => 12643385
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/643385 | Multi-port system and method for routing a data element within an interconnection fabric | Dec 20, 2009 | Issued |
Array
(
[id] => 10021570
[patent_doc_number] => 09064058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-23
[patent_title] => 'Virtualized PCI endpoint for extended systems'
[patent_app_type] => utility
[patent_app_number] => 12/653785
[patent_app_country] => US
[patent_app_date] => 2009-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4579
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12653785
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/653785 | Virtualized PCI endpoint for extended systems | Dec 17, 2009 | Issued |
Array
(
[id] => 6387365
[patent_doc_number] => 20100082863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-01
[patent_title] => 'I/O AND MEMORY BUS SYSTEM FOR DFPs AND UNITS WITH TWO- OR MULTI-DIMENSIONAL PROGRAMMABLE CELL ARCHITECTURES'
[patent_app_type] => utility
[patent_app_number] => 12/630139
[patent_app_country] => US
[patent_app_date] => 2009-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 8672
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20100082863.pdf
[firstpage_image] =>[orig_patent_app_number] => 12630139
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/630139 | I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures | Dec 2, 2009 | Issued |
Array
(
[id] => 8472623
[patent_doc_number] => 08301816
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-30
[patent_title] => 'Memory access controller, system, and method'
[patent_app_type] => utility
[patent_app_number] => 12/628633
[patent_app_country] => US
[patent_app_date] => 2009-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6668
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12628633
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/628633 | Memory access controller, system, and method | Nov 30, 2009 | Issued |
Array
(
[id] => 5990422
[patent_doc_number] => 20110099313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-28
[patent_title] => 'SYSTEM AND METHOD FOR CONTROLLING INTERRUPTION OF A PROCESS IN ELECTRONIC EQUIPMENT BASED ON PRIORITY OF THE PROCESS, AND PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 12/626264
[patent_app_country] => US
[patent_app_date] => 2009-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5712
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20110099313.pdf
[firstpage_image] =>[orig_patent_app_number] => 12626264
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/626264 | System and method for controlling interruption of a process in electronic equipment based on priority of the process, and program | Nov 24, 2009 | Issued |
Array
(
[id] => 8626916
[patent_doc_number] => 08359419
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-22
[patent_title] => 'System LSI having plural buses'
[patent_app_type] => utility
[patent_app_number] => 12/617291
[patent_app_country] => US
[patent_app_date] => 2009-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 13686
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 369
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12617291
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/617291 | System LSI having plural buses | Nov 11, 2009 | Issued |