Glenn Allen Auve

Array ( [id] => 6651260 [patent_doc_number] => 20100228902 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-09 [patent_title] => 'KVM SWITCH APPARATUS WITH BRIDGING FUNCTION' [patent_app_type] => utility [patent_app_number] => 12/396650 [patent_app_country] => US [patent_app_date] => 2009-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2149 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20100228902.pdf [firstpage_image] =>[orig_patent_app_number] => 12396650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7517900 [patent_doc_number] => 08041982 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-18 [patent_title] => 'Real time clock' [patent_app_type] => utility [patent_app_number] => 12/395326 [patent_app_country] => US [patent_app_date] => 2009-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6466 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/041/08041982.pdf [firstpage_image] =>[orig_patent_app_number] => 12395326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7779973 [patent_doc_number] => 08122274 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-21 [patent_title] => 'Method, system and computer program product for certifying a timestamp of a data processing system' [patent_app_type] => utility [patent_app_number] => 12/394521 [patent_app_country] => US [patent_app_date] => 2009-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6005 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/122/08122274.pdf [firstpage_image] =>[orig_patent_app_number] => 12394521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8412603 [patent_doc_number] => 08276015 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-25 [patent_title] => 'Managing the power-performance range of an application' [patent_app_type] => utility [patent_app_number] => 12/390686 [patent_app_country] => US [patent_app_date] => 2009-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5620 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12390686 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7726332 [patent_doc_number] => 08099612 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-17 [patent_title] => 'Information processing apparatus' [patent_app_type] => utility [patent_app_number] => 12/378755 [patent_app_country] => US [patent_app_date] => 2009-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 10008 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/099/08099612.pdf [firstpage_image] =>[orig_patent_app_number] => 12378755 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7768275 [patent_doc_number] => 08117485 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-14 [patent_title] => 'Memory system for seamless switching' [patent_app_type] => utility [patent_app_number] => 12/379276 [patent_app_country] => US [patent_app_date] => 2009-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8332 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/117/08117485.pdf [firstpage_image] =>[orig_patent_app_number] => 12379276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 171827 [patent_doc_number] => 07668995 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-23 [patent_title] => 'IIC bus communication system capable of suppressing freeze of IIC bus communication and method for controlling IIC bus communication' [patent_app_type] => utility [patent_app_number] => 12/369953 [patent_app_country] => US [patent_app_date] => 2009-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 5997 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/668/07668995.pdf [firstpage_image] =>[orig_patent_app_number] => 12369953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7517793 [patent_doc_number] => 08041874 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-18 [patent_title] => 'USB and ethernet controller combination device' [patent_app_type] => utility [patent_app_number] => 12/369571 [patent_app_country] => US [patent_app_date] => 2009-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4156 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/041/08041874.pdf [firstpage_image] =>[orig_patent_app_number] => 12369571 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5481780 [patent_doc_number] => 20090204737 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-13 [patent_title] => 'Wireless universal serial bus system and driving method thereof' [patent_app_type] => utility [patent_app_number] => 12/320788 [patent_app_country] => US [patent_app_date] => 2009-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5779 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0204/20090204737.pdf [firstpage_image] =>[orig_patent_app_number] => 12320788 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4527172 [patent_doc_number] => 07934029 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-26 [patent_title] => 'Data transfer between devices within an integrated circuit' [patent_app_type] => utility [patent_app_number] => 12/320718 [patent_app_country] => US [patent_app_date] => 2009-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4320 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/934/07934029.pdf [firstpage_image] =>[orig_patent_app_number] => 12320718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5553885 [patent_doc_number] => 20090287871 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-19 [patent_title] => 'UNIVERSAL SERIAL BUS HOST CONTROLLER AND CONTROL METHODS THEREOF' [patent_app_type] => utility [patent_app_number] => 12/360123 [patent_app_country] => US [patent_app_date] => 2009-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3695 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0287/20090287871.pdf [firstpage_image] =>[orig_patent_app_number] => 12360123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5381332 [patent_doc_number] => 20090193171 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-30 [patent_title] => 'Multiuser KVM switch' [patent_app_type] => utility [patent_app_number] => 12/320491 [patent_app_country] => US [patent_app_date] => 2009-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8700 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20090193171.pdf [firstpage_image] =>[orig_patent_app_number] => 12320491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6301628 [patent_doc_number] => 20100161866 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-24 [patent_title] => 'LOGIC CONTROLLER HAVING HARD-CODED CONTROL LOGIC AND PROGRAMMABLE OVERRIDE CONTROL STORE ENTRIES' [patent_app_type] => utility [patent_app_number] => 12/342213 [patent_app_country] => US [patent_app_date] => 2008-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6555 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20100161866.pdf [firstpage_image] =>[orig_patent_app_number] => 12342213 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5424252 [patent_doc_number] => 20090150708 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-11 [patent_title] => 'Apparatus and method for receiving parallel SFI-5 data interfaced with very high-speed deserializer' [patent_app_type] => utility [patent_app_number] => 12/316280 [patent_app_country] => US [patent_app_date] => 2008-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6417 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0150/20090150708.pdf [firstpage_image] =>[orig_patent_app_number] => 12316280 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6100370 [patent_doc_number] => 20110004714 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-06 [patent_title] => 'Method and Device for Priority Generation in Multiprocessor Apparatus' [patent_app_type] => utility [patent_app_number] => 12/746521 [patent_app_country] => US [patent_app_date] => 2008-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3688 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20110004714.pdf [firstpage_image] =>[orig_patent_app_number] => 12746521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7547850 [patent_doc_number] => 08055831 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-08 [patent_title] => 'Computer system for supplying electric power to external apparatus and control method thereof' [patent_app_type] => utility [patent_app_number] => 12/329004 [patent_app_country] => US [patent_app_date] => 2008-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5852 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/055/08055831.pdf [firstpage_image] =>[orig_patent_app_number] => 12329004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 107602 [patent_doc_number] => 07725639 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-25 [patent_title] => 'Switch architecture independent of media' [patent_app_type] => utility [patent_app_number] => 12/292323 [patent_app_country] => US [patent_app_date] => 2008-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3894 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/725/07725639.pdf [firstpage_image] =>[orig_patent_app_number] => 12292323 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5424195 [patent_doc_number] => 20090150651 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-11 [patent_title] => 'Semiconductor chip' [patent_app_type] => utility [patent_app_number] => 12/292310 [patent_app_country] => US [patent_app_date] => 2008-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5291 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0150/20090150651.pdf [firstpage_image] =>[orig_patent_app_number] => 12292310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5504126 [patent_doc_number] => 20090164814 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'Hardware driven processor state storage prior to entering a low power mode' [patent_app_type] => utility [patent_app_number] => 12/289850 [patent_app_country] => US [patent_app_date] => 2008-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6513 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20090164814.pdf [firstpage_image] =>[orig_patent_app_number] => 12289850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 179972 [patent_doc_number] => 07657688 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-02 [patent_title] => 'Dynamically allocating lanes to a plurality of PCI express connectors' [patent_app_type] => utility [patent_app_number] => 12/262528 [patent_app_country] => US [patent_app_date] => 2008-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8851 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/657/07657688.pdf [firstpage_image] =>[orig_patent_app_number] => 12262528 [rel_patent_id] =>[rel_patent_doc_number] =>)