Glenn Allen Auve

Array ( [id] => 5029955 [patent_doc_number] => 20070271402 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-22 [patent_title] => 'Partially Populated, Hierarchical Crossbar' [patent_app_type] => utility [patent_app_number] => 11/832841 [patent_app_country] => US [patent_app_date] => 2007-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5616 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20070271402.pdf [firstpage_image] =>[orig_patent_app_number] => 11832841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6531552 [patent_doc_number] => 20100217907 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-26 [patent_title] => 'KVM switch expansion device' [patent_app_type] => utility [patent_app_number] => 11/826822 [patent_app_country] => US [patent_app_date] => 2007-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1702 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20100217907.pdf [firstpage_image] =>[orig_patent_app_number] => 11826822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5467369 [patent_doc_number] => 20090327569 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-31 [patent_title] => 'CONTROLLED FREQUENCY CORE PROCESSOR AND METHOD FOR STARTING-UP SAID CORE PROCESSOR IN A PROGRAMMED MANNER' [patent_app_type] => utility [patent_app_number] => 12/374664 [patent_app_country] => US [patent_app_date] => 2007-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2846 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0327/20090327569.pdf [firstpage_image] =>[orig_patent_app_number] => 12374664 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6563694 [patent_doc_number] => 20100223409 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-02 [patent_title] => 'BUS ARBITRATION APPARATUS AND METHOD' [patent_app_type] => utility [patent_app_number] => 12/095599 [patent_app_country] => US [patent_app_date] => 2007-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 10364 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0223/20100223409.pdf [firstpage_image] =>[orig_patent_app_number] => 12095599 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7690115 [patent_doc_number] => 20070233918 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-04 [patent_title] => 'Data Communication Method and Apparatus Utilizing Credit-Based Data Transfer Protocol and Credit Loss Detection Mechanism' [patent_app_type] => utility [patent_app_number] => 11/761154 [patent_app_country] => US [patent_app_date] => 2007-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 21299 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20070233918.pdf [firstpage_image] =>[orig_patent_app_number] => 11761154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 860328 [patent_doc_number] => 07376781 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-20 [patent_title] => 'Virtual USB card reader with PCI express interface' [patent_app_type] => utility [patent_app_number] => 11/747240 [patent_app_country] => US [patent_app_date] => 2007-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2516 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/376/07376781.pdf [firstpage_image] =>[orig_patent_app_number] => 11747240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5260673 [patent_doc_number] => 20070214306 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-13 [patent_title] => 'VIRTUAL USB FLASH MEMORY STORAGE DEVICE WITH PCI EXPRESS INTERFACE, CONTROLLER AND METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/747236 [patent_app_country] => US [patent_app_date] => 2007-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2563 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0214/20070214306.pdf [firstpage_image] =>[orig_patent_app_number] => 11747236 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 885529 [patent_doc_number] => 07356637 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-08 [patent_title] => 'Virtual IDE storage device with PCI express interface' [patent_app_type] => utility [patent_app_number] => 11/747235 [patent_app_country] => US [patent_app_date] => 2007-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1893 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/356/07356637.pdf [firstpage_image] =>[orig_patent_app_number] => 11747235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5047512 [patent_doc_number] => 20070266186 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-15 [patent_title] => 'METHOD AND SYSTEM FOR RECEIVER DETECTION IN PCI-EXPRESS DEVICES' [patent_app_type] => utility [patent_app_number] => 11/746486 [patent_app_country] => US [patent_app_date] => 2007-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3762 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0266/20070266186.pdf [firstpage_image] =>[orig_patent_app_number] => 11746486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 354455 [patent_doc_number] => RE040635 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2009-02-10 [patent_title] => '32 bit generic asynchronous bus interface using read/write strobe byte enables' [patent_app_type] => reissue [patent_app_number] => 11/796154 [patent_app_country] => US [patent_app_date] => 2007-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 9265 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/040/RE040635.pdf [firstpage_image] =>[orig_patent_app_number] => 11796154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4668674 [patent_doc_number] => 20080043734 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-21 [patent_title] => 'Data processing system, data processing apparatus, and data processing method' [patent_app_type] => utility [patent_app_number] => 11/785903 [patent_app_country] => US [patent_app_date] => 2007-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8038 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0043/20080043734.pdf [firstpage_image] =>[orig_patent_app_number] => 11785903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4469824 [patent_doc_number] => 07882298 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-01 [patent_title] => 'Method for transmitting data from and to a control device' [patent_app_type] => utility [patent_app_number] => 12/226703 [patent_app_country] => US [patent_app_date] => 2007-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4070 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/882/07882298.pdf [firstpage_image] =>[orig_patent_app_number] => 12226703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8158015 [patent_doc_number] => 08171199 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-01 [patent_title] => 'Multiprocessor gateway' [patent_app_type] => utility [patent_app_number] => 12/227261 [patent_app_country] => US [patent_app_date] => 2007-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3791 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/171/08171199.pdf [firstpage_image] =>[orig_patent_app_number] => 12227261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 157610 [patent_doc_number] => 07685343 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-23 [patent_title] => 'Data access method for serial bus' [patent_app_type] => utility [patent_app_number] => 11/692932 [patent_app_country] => US [patent_app_date] => 2007-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3485 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/685/07685343.pdf [firstpage_image] =>[orig_patent_app_number] => 11692932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 598946 [patent_doc_number] => 07444456 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-28 [patent_title] => 'SRAM bus architecture and interconnect to an FPGA' [patent_app_type] => utility [patent_app_number] => 11/688688 [patent_app_country] => US [patent_app_date] => 2007-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 5657 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/444/07444456.pdf [firstpage_image] =>[orig_patent_app_number] => 11688688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4825735 [patent_doc_number] => 20080228986 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-18 [patent_title] => 'ARCHITECTURE FOR CONTROLLING PERIPHERAL DEVICES' [patent_app_type] => utility [patent_app_number] => 11/684922 [patent_app_country] => US [patent_app_date] => 2007-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5897 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20080228986.pdf [firstpage_image] =>[orig_patent_app_number] => 11684922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 340159 [patent_doc_number] => 07506088 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-17 [patent_title] => 'Method and apparatus for supporting and presenting multiple serial bus nodes using distinct configuration ROM images' [patent_app_type] => utility [patent_app_number] => 11/717374 [patent_app_country] => US [patent_app_date] => 2007-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4333 [patent_no_of_claims] => 65 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/506/07506088.pdf [firstpage_image] =>[orig_patent_app_number] => 11717374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7589699 [patent_doc_number] => 07664904 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-16 [patent_title] => 'High speed serial switch fabric performing mapping of traffic classes onto virtual channels' [patent_app_type] => utility [patent_app_number] => 11/684229 [patent_app_country] => US [patent_app_date] => 2007-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 46 [patent_no_of_words] => 11736 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/664/07664904.pdf [firstpage_image] =>[orig_patent_app_number] => 11684229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4700157 [patent_doc_number] => 20080222341 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-11 [patent_title] => 'Method And Apparatus For Automatically Switching Between USB Host And Device' [patent_app_type] => utility [patent_app_number] => 11/682884 [patent_app_country] => US [patent_app_date] => 2007-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2021 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0222/20080222341.pdf [firstpage_image] =>[orig_patent_app_number] => 11682884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 241334 [patent_doc_number] => 07594059 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-22 [patent_title] => 'Multi-interfaced accessory device for use with host computing systems' [patent_app_type] => utility [patent_app_number] => 11/681722 [patent_app_country] => US [patent_app_date] => 2007-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 9742 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/594/07594059.pdf [firstpage_image] =>[orig_patent_app_number] => 11681722 [rel_patent_id] =>[rel_patent_doc_number] =>)