
Glenn Allen Auve
Examiner (ID: 3740, Phone: (571)272-3623 , Office: P/2185 )
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2181, 2186, 2308, 2111, 2185, 2175, 2781, 2305 |
| Total Applications | 2279 |
| Issued Applications | 2041 |
| Pending Applications | 51 |
| Abandoned Applications | 199 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 309400
[patent_doc_number] => 07533207
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-05-12
[patent_title] => 'Optimized interrupt delivery in a virtualized environment'
[patent_app_type] => utility
[patent_app_number] => 11/635455
[patent_app_country] => US
[patent_app_date] => 2006-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6785
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/533/07533207.pdf
[firstpage_image] =>[orig_patent_app_number] => 11635455
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/635455 | Optimized interrupt delivery in a virtualized environment | Dec 5, 2006 | Issued |
Array
(
[id] => 7718362
[patent_doc_number] => 08095718
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-10
[patent_title] => 'Bridge, information processor, and access control method'
[patent_app_type] => utility
[patent_app_number] => 12/282393
[patent_app_country] => US
[patent_app_date] => 2006-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3712
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/095/08095718.pdf
[firstpage_image] =>[orig_patent_app_number] => 12282393
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/282393 | Bridge, information processor, and access control method | Nov 29, 2006 | Issued |
Array
(
[id] => 8319717
[patent_doc_number] => 08234511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-31
[patent_title] => 'Speed binning for dynamic and adaptive power control'
[patent_app_type] => utility
[patent_app_number] => 12/446881
[patent_app_country] => US
[patent_app_date] => 2006-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4125
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12446881
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/446881 | Speed binning for dynamic and adaptive power control | Nov 28, 2006 | Issued |
Array
(
[id] => 226762
[patent_doc_number] => 07606959
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-20
[patent_title] => 'Multiprocessor system using stacked processor modules and board to board connectors'
[patent_app_type] => utility
[patent_app_number] => 11/606307
[patent_app_country] => US
[patent_app_date] => 2006-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5225
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/606/07606959.pdf
[firstpage_image] =>[orig_patent_app_number] => 11606307
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/606307 | Multiprocessor system using stacked processor modules and board to board connectors | Nov 26, 2006 | Issued |
Array
(
[id] => 5387482
[patent_doc_number] => 20090228727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-10
[patent_title] => 'METHOD AND PROGRAM FOR SETTING MICROPROCESSOR POWER SUPPLY VOLTAGE'
[patent_app_type] => utility
[patent_app_number] => 12/162393
[patent_app_country] => US
[patent_app_date] => 2006-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4922
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20090228727.pdf
[firstpage_image] =>[orig_patent_app_number] => 12162393
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/162393 | Method and program for setting microprocessor power supply voltage | Nov 19, 2006 | Issued |
Array
(
[id] => 5238140
[patent_doc_number] => 20070130297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-07
[patent_title] => 'Interface device, interface cable apparatus, and communication method and system having the same'
[patent_app_type] => utility
[patent_app_number] => 11/598032
[patent_app_country] => US
[patent_app_date] => 2006-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5096
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0130/20070130297.pdf
[firstpage_image] =>[orig_patent_app_number] => 11598032
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/598032 | Interface device, interface cable apparatus, and communication method and system having the same | Nov 12, 2006 | Abandoned |
Array
(
[id] => 336651
[patent_doc_number] => 07509446
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-24
[patent_title] => 'IIC bus communication system capable of suppressing freeze of IIC bus communication due to a noise and method for controlling IIC bus communication'
[patent_app_type] => utility
[patent_app_number] => 11/557788
[patent_app_country] => US
[patent_app_date] => 2006-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 5985
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/509/07509446.pdf
[firstpage_image] =>[orig_patent_app_number] => 11557788
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/557788 | IIC bus communication system capable of suppressing freeze of IIC bus communication due to a noise and method for controlling IIC bus communication | Nov 7, 2006 | Issued |
Array
(
[id] => 5108647
[patent_doc_number] => 20070067525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-22
[patent_title] => 'USB device for decreasing the current at load'
[patent_app_type] => utility
[patent_app_number] => 11/592993
[patent_app_country] => US
[patent_app_date] => 2006-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3922
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20070067525.pdf
[firstpage_image] =>[orig_patent_app_number] => 11592993
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/592993 | USB device for decreasing the current at load | Nov 5, 2006 | Abandoned |
Array
(
[id] => 340169
[patent_doc_number] => 07506092
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-17
[patent_title] => 'Bridge card for converting a bus connection of a parallel daughter card mounted thereon to a different bus connection of a mother board'
[patent_app_type] => utility
[patent_app_number] => 11/555777
[patent_app_country] => US
[patent_app_date] => 2006-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2650
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 274
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/506/07506092.pdf
[firstpage_image] =>[orig_patent_app_number] => 11555777
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/555777 | Bridge card for converting a bus connection of a parallel daughter card mounted thereon to a different bus connection of a mother board | Nov 1, 2006 | Issued |
Array
(
[id] => 421261
[patent_doc_number] => 07277974
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-10-02
[patent_title] => 'Data communication method and apparatus utilizing credit-based data transfer protocol and credit loss detection mechanism'
[patent_app_type] => utility
[patent_app_number] => 11/553500
[patent_app_country] => US
[patent_app_date] => 2006-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 20
[patent_no_of_words] => 21256
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 348
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/277/07277974.pdf
[firstpage_image] =>[orig_patent_app_number] => 11553500
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/553500 | Data communication method and apparatus utilizing credit-based data transfer protocol and credit loss detection mechanism | Oct 26, 2006 | Issued |
Array
(
[id] => 4895192
[patent_doc_number] => 20080104292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'ELECTRONIC NETWORK'
[patent_app_type] => utility
[patent_app_number] => 11/552775
[patent_app_country] => US
[patent_app_date] => 2006-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2996
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20080104292.pdf
[firstpage_image] =>[orig_patent_app_number] => 11552775
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/552775 | Electronic network with identification code generation and assignment | Oct 24, 2006 | Issued |
Array
(
[id] => 5430476
[patent_doc_number] => 20090089786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-02
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE FOR REAL-TIME PROCESSING'
[patent_app_type] => utility
[patent_app_number] => 11/545510
[patent_app_country] => US
[patent_app_date] => 2006-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4313
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20090089786.pdf
[firstpage_image] =>[orig_patent_app_number] => 11545510
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/545510 | Semiconductor integrated circuit device for real-time processing | Oct 10, 2006 | Issued |
Array
(
[id] => 5052771
[patent_doc_number] => 20070033316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-08
[patent_title] => 'Bus system for use with information processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/543878
[patent_app_country] => US
[patent_app_date] => 2006-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7290
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20070033316.pdf
[firstpage_image] =>[orig_patent_app_number] => 11543878
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/543878 | Bus system for use with information processing apparatus | Oct 5, 2006 | Issued |
Array
(
[id] => 343120
[patent_doc_number] => 07502881
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-03-10
[patent_title] => 'Data packet routing mechanism utilizing the transaction ID tag field'
[patent_app_type] => utility
[patent_app_number] => 11/540474
[patent_app_country] => US
[patent_app_date] => 2006-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4033
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/502/07502881.pdf
[firstpage_image] =>[orig_patent_app_number] => 11540474
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/540474 | Data packet routing mechanism utilizing the transaction ID tag field | Sep 28, 2006 | Issued |
Array
(
[id] => 268533
[patent_doc_number] => 07568062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-28
[patent_title] => 'Data cut-through in an infiniband/fibre channel bridge'
[patent_app_type] => utility
[patent_app_number] => 11/469383
[patent_app_country] => US
[patent_app_date] => 2006-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2705
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/568/07568062.pdf
[firstpage_image] =>[orig_patent_app_number] => 11469383
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/469383 | Data cut-through in an infiniband/fibre channel bridge | Aug 30, 2006 | Issued |
Array
(
[id] => 5603938
[patent_doc_number] => 20060294285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-28
[patent_title] => 'Device including serial interface'
[patent_app_type] => utility
[patent_app_number] => 11/513976
[patent_app_country] => US
[patent_app_date] => 2006-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7330
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0294/20060294285.pdf
[firstpage_image] =>[orig_patent_app_number] => 11513976
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/513976 | Device including serial interface | Aug 30, 2006 | Issued |
Array
(
[id] => 5121808
[patent_doc_number] => 20070143523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-21
[patent_title] => 'INFINIBAND/FIBRE CHANNEL BRIDGE ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 11/469369
[patent_app_country] => US
[patent_app_date] => 2006-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2060
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0143/20070143523.pdf
[firstpage_image] =>[orig_patent_app_number] => 11469369
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/469369 | Infiniband/fibre channel bridge architecture | Aug 30, 2006 | Issued |
Array
(
[id] => 404140
[patent_doc_number] => 07293125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-06
[patent_title] => 'Dynamic reconfiguration of PCI express links'
[patent_app_type] => utility
[patent_app_number] => 11/468222
[patent_app_country] => US
[patent_app_date] => 2006-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2537
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/293/07293125.pdf
[firstpage_image] =>[orig_patent_app_number] => 11468222
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/468222 | Dynamic reconfiguration of PCI express links | Aug 28, 2006 | Issued |
Array
(
[id] => 5689828
[patent_doc_number] => 20060288143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-21
[patent_title] => 'EARLY DETECTION AND GRANT, AN ARBITRATION SCHEME FOR SINGLE TRANSFERS ON AMBA ADVANCED HIGH-PERFORMANCE BUS'
[patent_app_type] => utility
[patent_app_number] => 11/464472
[patent_app_country] => US
[patent_app_date] => 2006-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3631
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0288/20060288143.pdf
[firstpage_image] =>[orig_patent_app_number] => 11464472
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/464472 | Early detection and grant, an arbitration scheme for single transfers on AMBA advanced high-performance bus | Aug 13, 2006 | Issued |
Array
(
[id] => 8966306
[patent_doc_number] => RE044443
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2013-08-13
[patent_title] => 'Isochronous channel having a linked list of buffers'
[patent_app_type] => reissue
[patent_app_number] => 11/503541
[patent_app_country] => US
[patent_app_date] => 2006-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5280
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11503541
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/503541 | Isochronous channel having a linked list of buffers | Aug 10, 2006 | Issued |