Glenn Allen Auve

Array ( [id] => 1587539 [patent_doc_number] => 06425086 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Method and apparatus for dynamic power control of a low power processor' [patent_app_type] => B1 [patent_app_number] => 09/302560 [patent_app_country] => US [patent_app_date] => 1999-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 5774 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/425/06425086.pdf [firstpage_image] =>[orig_patent_app_number] => 09302560 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1505934 [patent_doc_number] => 06487623 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-26 [patent_title] => 'Replacement, upgrade and/or addition of hot-pluggable components in a computer system' [patent_app_type] => B1 [patent_app_number] => 09/303369 [patent_app_country] => US [patent_app_date] => 1999-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7405 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/487/06487623.pdf [firstpage_image] =>[orig_patent_app_number] => 09303369 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1567603 [patent_doc_number] => 06363491 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-26 [patent_title] => 'USB apparatus and USB hub apparatus' [patent_app_type] => B1 [patent_app_number] => 09/295867 [patent_app_country] => US [patent_app_date] => 1999-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4532 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/363/06363491.pdf [firstpage_image] =>[orig_patent_app_number] => 09295867 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4423325 [patent_doc_number] => 06311248 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'Method and system for optimized data transfers in a mixed 64-bit/32-bit PCI environment' [patent_app_type] => 1 [patent_app_number] => 9/291402 [patent_app_country] => US [patent_app_date] => 1999-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4795 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/311/06311248.pdf [firstpage_image] =>[orig_patent_app_number] => 291402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1526544 [patent_doc_number] => 06353894 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-05 [patent_title] => 'Power management system' [patent_app_type] => B1 [patent_app_number] => 09/288272 [patent_app_country] => US [patent_app_date] => 1999-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3239 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/353/06353894.pdf [firstpage_image] =>[orig_patent_app_number] => 09288272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1540159 [patent_doc_number] => 06338143 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Electronic device' [patent_app_type] => B1 [patent_app_number] => 09/287265 [patent_app_country] => US [patent_app_date] => 1999-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3548 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/338/06338143.pdf [firstpage_image] =>[orig_patent_app_number] => 09287265 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1481813 [patent_doc_number] => 06345364 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-05 [patent_title] => 'Power supply of display apparatus with universal serial bus device' [patent_app_type] => B1 [patent_app_number] => 09/287340 [patent_app_country] => US [patent_app_date] => 1999-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2475 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/345/06345364.pdf [firstpage_image] =>[orig_patent_app_number] => 09287340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1481236 [patent_doc_number] => 06389546 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Information storage apparatus including an uniterruptible power supply (UPS) and an interlock control method of the same, comprising' [patent_app_type] => B1 [patent_app_number] => 09/287376 [patent_app_country] => US [patent_app_date] => 1999-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3910 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/389/06389546.pdf [firstpage_image] =>[orig_patent_app_number] => 09287376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4152239 [patent_doc_number] => 06148354 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Architecture for a universal serial bus-based PC flash disk' [patent_app_type] => 1 [patent_app_number] => 9/285706 [patent_app_country] => US [patent_app_date] => 1999-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 5759 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/148/06148354.pdf [firstpage_image] =>[orig_patent_app_number] => 285706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4025077 [patent_doc_number] => 06006302 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Multiple bus system using a data transfer unit' [patent_app_type] => 1 [patent_app_number] => 9/276968 [patent_app_country] => US [patent_app_date] => 1999-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 7038 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/006/06006302.pdf [firstpage_image] =>[orig_patent_app_number] => 276968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1459963 [patent_doc_number] => 06463493 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-08 [patent_title] => 'Adaptive card-sensitive bus slot method and system' [patent_app_type] => B1 [patent_app_number] => 09/275842 [patent_app_country] => US [patent_app_date] => 1999-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 4406 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/463/06463493.pdf [firstpage_image] =>[orig_patent_app_number] => 09275842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1474874 [patent_doc_number] => 06408354 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'Data channel architecture for parallel SCSI host adapters' [patent_app_type] => B1 [patent_app_number] => 09/275652 [patent_app_country] => US [patent_app_date] => 1999-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4558 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/408/06408354.pdf [firstpage_image] =>[orig_patent_app_number] => 09275652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366074 [patent_doc_number] => 06286074 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Method and system for reading prefetched data across a bridge system' [patent_app_type] => 1 [patent_app_number] => 9/275610 [patent_app_country] => US [patent_app_date] => 1999-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 16 [patent_no_of_words] => 15863 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/286/06286074.pdf [firstpage_image] =>[orig_patent_app_number] => 275610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1420922 [patent_doc_number] => 06542948 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-01 [patent_title] => 'Bus system and method of diagnosing subscribers interconnected via said bus-system' [patent_app_type] => B1 [patent_app_number] => 09/180696 [patent_app_country] => US [patent_app_date] => 1999-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1888 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/542/06542948.pdf [firstpage_image] =>[orig_patent_app_number] => 09180696 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1557469 [patent_doc_number] => 06401155 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Interrupt/software-controlled thread processing' [patent_app_type] => B1 [patent_app_number] => 09/273938 [patent_app_country] => US [patent_app_date] => 1999-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4794 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/401/06401155.pdf [firstpage_image] =>[orig_patent_app_number] => 09273938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1572275 [patent_doc_number] => 06378025 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Automatic multi-mode termination' [patent_app_type] => B1 [patent_app_number] => 09/273401 [patent_app_country] => US [patent_app_date] => 1999-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5767 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/378/06378025.pdf [firstpage_image] =>[orig_patent_app_number] => 09273401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1524839 [patent_doc_number] => 06415346 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Pre-charging logic cards for hot insertion' [patent_app_type] => B1 [patent_app_number] => 09/271840 [patent_app_country] => US [patent_app_date] => 1999-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3568 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/415/06415346.pdf [firstpage_image] =>[orig_patent_app_number] => 09271840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4387937 [patent_doc_number] => 06275887 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Method and apparatus for terminating a bus transaction if the target is not ready' [patent_app_type] => 1 [patent_app_number] => 9/271616 [patent_app_country] => US [patent_app_date] => 1999-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1641 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275887.pdf [firstpage_image] =>[orig_patent_app_number] => 271616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422248 [patent_doc_number] => 06272580 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Apparatus and method for dynamically elevating a lower level bus master to an upper level bus master within a multi-level arbitration system' [patent_app_type] => 1 [patent_app_number] => 9/268825 [patent_app_country] => US [patent_app_date] => 1999-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5309 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/272/06272580.pdf [firstpage_image] =>[orig_patent_app_number] => 268825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4305080 [patent_doc_number] => 06269450 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-31 [patent_title] => 'Computer monitoring device' [patent_app_type] => 1 [patent_app_number] => 9/267668 [patent_app_country] => US [patent_app_date] => 1999-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5208 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/269/06269450.pdf [firstpage_image] =>[orig_patent_app_number] => 267668 [rel_patent_id] =>[rel_patent_doc_number] =>)