| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 13540635
[patent_doc_number] => 20180321864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => SYSTEM AND METHOD FOR PROCESSING NON-CONTIGUOUS SUBMISSION AND COMPLETION QUEUES
[patent_app_type] => utility
[patent_app_number] => 15/585808
[patent_app_country] => US
[patent_app_date] => 2017-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15585808
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/585808 | System and method for processing non-contiguous submission and completion queues | May 2, 2017 | Issued |
Array
(
[id] => 13540623
[patent_doc_number] => 20180321858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => MAINTAINING CORRECT I/O STATISTICS IN A TIERED STORAGE ENVIRONMENT
[patent_app_type] => utility
[patent_app_number] => 15/585455
[patent_app_country] => US
[patent_app_date] => 2017-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5583
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15585455
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/585455 | Maintaining correct I/O statistics for altered data migrated within a tiered storage environment | May 2, 2017 | Issued |
Array
(
[id] => 13540881
[patent_doc_number] => 20180321987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => SYSTEM AND METHOD FOR SPECULATIVE EXECUTION OF COMMANDS USING THE CONTROLLER MEMORY BUFFER
[patent_app_type] => utility
[patent_app_number] => 15/585827
[patent_app_country] => US
[patent_app_date] => 2017-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15585827
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/585827 | System and method for speculative execution of commands using a controller memory buffer | May 2, 2017 | Issued |
Array
(
[id] => 13541017
[patent_doc_number] => 20180322055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => ASYNCHRONOUS DATA STORE OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 15/584345
[patent_app_country] => US
[patent_app_date] => 2017-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15584345
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/584345 | Asynchronous data store operations including selectively returning a value from cache or a value determined by an asynchronous computation | May 1, 2017 | Issued |
Array
(
[id] => 13541019
[patent_doc_number] => 20180322056
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => ASYNCHRONOUS DATA STORE OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 15/584381
[patent_app_country] => US
[patent_app_date] => 2017-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7309
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15584381
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/584381 | Providing data values in a timely fashion using asynchronous data store operations including selectively returning a value from a cache or a value determined by an asynchronous computation | May 1, 2017 | Issued |
Array
(
[id] => 14735309
[patent_doc_number] => 10387054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Secure element including a non-volatile memory and methods for saving and restoring data including defragmenting and compressing data stored in occupied and free regions
[patent_app_type] => utility
[patent_app_number] => 15/585066
[patent_app_country] => US
[patent_app_date] => 2017-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 6037
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15585066
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/585066 | Secure element including a non-volatile memory and methods for saving and restoring data including defragmenting and compressing data stored in occupied and free regions | May 1, 2017 | Issued |
Array
(
[id] => 13390529
[patent_doc_number] => 20180246807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => LIFECYCLE MANAGEMENT FOR DATA IN NON-VOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/584626
[patent_app_country] => US
[patent_app_date] => 2017-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7488
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15584626
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/584626 | Lifecycle management for data in non-volatile memory including blocking creation of a database savepoint and associating non-volatile memory block identifiers with database column fragments | May 1, 2017 | Issued |
Array
(
[id] => 12180513
[patent_doc_number] => 20180039449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'DEALLOCATING PORTIONS OF DATA STORAGE BASED ON NOTIFICATIONS OF INVALID DATA'
[patent_app_type] => utility
[patent_app_number] => 15/583542
[patent_app_country] => US
[patent_app_date] => 2017-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10479
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15583542
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/583542 | Deallocating portions of data storage based on notifications of invalid data | Apr 30, 2017 | Issued |
Array
(
[id] => 15789207
[patent_doc_number] => 10628328
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Methods and systems including a memory-side memory controller configured to interpret capabilities to provide a requested dataset to a central processing unit
[patent_app_type] => utility
[patent_app_number] => 15/496228
[patent_app_country] => US
[patent_app_date] => 2017-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7193
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15496228
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/496228 | Methods and systems including a memory-side memory controller configured to interpret capabilities to provide a requested dataset to a central processing unit | Apr 24, 2017 | Issued |
Array
(
[id] => 11853688
[patent_doc_number] => 20170228180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-10
[patent_title] => 'SYSTEM AND METHOD OF UPDATING METABLOCKS'
[patent_app_type] => utility
[patent_app_number] => 15/495946
[patent_app_country] => US
[patent_app_date] => 2017-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9972
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15495946
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/495946 | SYSTEM AND METHOD OF UPDATING METABLOCKS | Apr 23, 2017 | Abandoned |
Array
(
[id] => 13664749
[patent_doc_number] => 10162534
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-25
[patent_title] => Ordering commitment of data from a data cache to nonvolatile memory using ordering commands
[patent_app_type] => utility
[patent_app_number] => 15/481247
[patent_app_country] => US
[patent_app_date] => 2017-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 11055
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15481247
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/481247 | Ordering commitment of data from a data cache to nonvolatile memory using ordering commands | Apr 5, 2017 | Issued |
Array
(
[id] => 13390539
[patent_doc_number] => 20180246812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => CACHING MECHANISMS FOR AGGREGATED INFORMATION CALCULATION AND INJECTION FOR APPLICATION CONTAINERS
[patent_app_type] => utility
[patent_app_number] => 15/441544
[patent_app_country] => US
[patent_app_date] => 2017-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441544
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441544 | Caching mechanisms for information extracted from application containers including applying a space guard and a time guard | Feb 23, 2017 | Issued |
Array
(
[id] => 13891311
[patent_doc_number] => 10198202
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-05
[patent_title] => Safe userspace device access for network function virtualization using an IOMMU to map supervisor memory to a reserved range of application virtual addresses
[patent_app_type] => utility
[patent_app_number] => 15/441937
[patent_app_country] => US
[patent_app_date] => 2017-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5164
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441937
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441937 | Safe userspace device access for network function virtualization using an IOMMU to map supervisor memory to a reserved range of application virtual addresses | Feb 23, 2017 | Issued |
Array
(
[id] => 13291867
[patent_doc_number] => 10157127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Data storage device and method including selecting a number of victim memory regions for garbage collection based on erase counts and the number of candidate memory regions
[patent_app_type] => utility
[patent_app_number] => 15/441375
[patent_app_country] => US
[patent_app_date] => 2017-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 9277
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441375
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441375 | Data storage device and method including selecting a number of victim memory regions for garbage collection based on erase counts and the number of candidate memory regions | Feb 23, 2017 | Issued |
Array
(
[id] => 11944953
[patent_doc_number] => 20170249104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-31
[patent_title] => 'MEMORY CONTROLLER AND REQUEST SCHEDULING METHOD USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/441818
[patent_app_country] => US
[patent_app_date] => 2017-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9368
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441818
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441818 | Memory controller and request scheduling method using request queues and first and second tokens | Feb 23, 2017 | Issued |
Array
(
[id] => 11945105
[patent_doc_number] => 20170249256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-31
[patent_title] => 'MEMORY CONTROLLER AND INTEGRATED CIRCUIT SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/441472
[patent_app_country] => US
[patent_app_date] => 2017-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5794
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441472
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441472 | Memory controller and system including variable address mapping tables and a fixed address mapping table | Feb 23, 2017 | Issued |
Array
(
[id] => 13390543
[patent_doc_number] => 20180246814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => PER-PAGE CONTROL OF PHYSICAL ADDRESS SPACE DISTRIBUTION AMONG MEMORY MODULES
[patent_app_type] => utility
[patent_app_number] => 15/441532
[patent_app_country] => US
[patent_app_date] => 2017-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4892
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441532
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441532 | Per-page control of physical address space distribution among memory modules | Feb 23, 2017 | Issued |
Array
(
[id] => 13376331
[patent_doc_number] => 20180239707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-23
[patent_title] => PAGE CACHE MANAGEMENT DURING MIGRATION
[patent_app_type] => utility
[patent_app_number] => 15/441165
[patent_app_country] => US
[patent_app_date] => 2017-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6503
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441165
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441165 | Page cache management during migration using a list of outstanding store requests transmitted to a destination host machine | Feb 22, 2017 | Issued |
Array
(
[id] => 15167147
[patent_doc_number] => 10489066
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-11-26
[patent_title] => Systems and methods for ensuring right-to-erasure compliance during data recovery
[patent_app_type] => utility
[patent_app_number] => 15/441216
[patent_app_country] => US
[patent_app_date] => 2017-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6671
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441216
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441216 | Systems and methods for ensuring right-to-erasure compliance during data recovery | Feb 22, 2017 | Issued |
Array
(
[id] => 11981799
[patent_doc_number] => 20170285953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'Data Storage Device and Data Maintenance Method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/436918
[patent_app_country] => US
[patent_app_date] => 2017-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4291
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15436918
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/436918 | Data Storage Device and Data Maintenance Method thereof | Feb 19, 2017 | Abandoned |