Gopal C. Ray

Array ( [id] => 1279359 [patent_doc_number] => 06654839 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-25 [patent_title] => 'Interrupt controller, asic, and electronic equipment' [patent_app_type] => B1 [patent_app_number] => 09/700645 [patent_app_country] => US [patent_app_date] => 2000-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 5334 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/654/06654839.pdf [firstpage_image] =>[orig_patent_app_number] => 09700645 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1314218 [patent_doc_number] => 06622193 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Method and apparatus for synchronizing interrupts in a message passing queue oriented bus system' [patent_app_type] => B1 [patent_app_number] => 09/713913 [patent_app_country] => US [patent_app_date] => 2000-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7873 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/622/06622193.pdf [firstpage_image] =>[orig_patent_app_number] => 09713913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1428702 [patent_doc_number] => 06529935 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-04 [patent_title] => 'Graphics display system with unified memory architecture' [patent_app_type] => B1 [patent_app_number] => 09/712736 [patent_app_country] => US [patent_app_date] => 2000-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 36839 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/529/06529935.pdf [firstpage_image] =>[orig_patent_app_number] => 09712736 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1279399 [patent_doc_number] => 06654846 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-25 [patent_title] => 'High speed computer bus system with bi-directional transmission medium and interface device' [patent_app_type] => B1 [patent_app_number] => 09/712326 [patent_app_country] => US [patent_app_date] => 2000-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6242 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/654/06654846.pdf [firstpage_image] =>[orig_patent_app_number] => 09712326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1184601 [patent_doc_number] => 06748475 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-08 [patent_title] => 'Programmable serial port architecture and system' [patent_app_type] => B1 [patent_app_number] => 09/706450 [patent_app_country] => US [patent_app_date] => 2000-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3372 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/748/06748475.pdf [firstpage_image] =>[orig_patent_app_number] => 09706450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1314205 [patent_doc_number] => 06622191 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Computer system' [patent_app_type] => B1 [patent_app_number] => 09/702990 [patent_app_country] => US [patent_app_date] => 2000-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 10687 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/622/06622191.pdf [firstpage_image] =>[orig_patent_app_number] => 09702990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1240831 [patent_doc_number] => 06691199 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-10 [patent_title] => 'Remote-control connection control device controlled by stored digital signals' [patent_app_type] => B1 [patent_app_number] => 09/699343 [patent_app_country] => US [patent_app_date] => 2000-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3240 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/691/06691199.pdf [firstpage_image] =>[orig_patent_app_number] => 09699343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1490222 [patent_doc_number] => 06367024 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'Low power power-on reset circuitry having dual states' [patent_app_type] => B1 [patent_app_number] => 09/678755 [patent_app_country] => US [patent_app_date] => 2000-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2739 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/367/06367024.pdf [firstpage_image] =>[orig_patent_app_number] => 09678755 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1116568 [patent_doc_number] => 06804740 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-12 [patent_title] => 'Docking station for use with a portable computer system' [patent_app_type] => B1 [patent_app_number] => 09/672132 [patent_app_country] => US [patent_app_date] => 2000-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 8589 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/804/06804740.pdf [firstpage_image] =>[orig_patent_app_number] => 09672132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1178770 [patent_doc_number] => 06757760 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-29 [patent_title] => 'Method of and apparatus for dispatching a processing element to a program location based on channel number of received data' [patent_app_type] => B1 [patent_app_number] => 09/670508 [patent_app_country] => US [patent_app_date] => 2000-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6935 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/757/06757760.pdf [firstpage_image] =>[orig_patent_app_number] => 09670508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1279357 [patent_doc_number] => 06654838 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-25 [patent_title] => 'Methods for performing bit sensitive parallel bus peer addressing' [patent_app_type] => B1 [patent_app_number] => 09/670283 [patent_app_country] => US [patent_app_date] => 2000-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 8623 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/654/06654838.pdf [firstpage_image] =>[orig_patent_app_number] => 09670283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1366200 [patent_doc_number] => 06584526 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Inserting bus inversion scheme in bus path without increased access latency' [patent_app_type] => B1 [patent_app_number] => 09/667049 [patent_app_country] => US [patent_app_date] => 2000-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4576 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584526.pdf [firstpage_image] =>[orig_patent_app_number] => 09667049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7623866 [patent_doc_number] => 06725311 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-20 [patent_title] => 'Method and apparatus for providing a connection-oriented network over a serial bus' [patent_app_type] => B1 [patent_app_number] => 09/662155 [patent_app_country] => US [patent_app_date] => 2000-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 13341 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/725/06725311.pdf [firstpage_image] =>[orig_patent_app_number] => 09662155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1210316 [patent_doc_number] => 06718418 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-06 [patent_title] => 'Data bus for a plurality of nodes supplying optical signals' [patent_app_type] => B1 [patent_app_number] => 09/623896 [patent_app_country] => US [patent_app_date] => 2000-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1169 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/718/06718418.pdf [firstpage_image] =>[orig_patent_app_number] => 09623896 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1366261 [patent_doc_number] => 06584529 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Intermediate buffer control for improving throughput of split transaction interconnect' [patent_app_type] => B1 [patent_app_number] => 09/657832 [patent_app_country] => US [patent_app_date] => 2000-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 5222 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584529.pdf [firstpage_image] =>[orig_patent_app_number] => 09657832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1260411 [patent_doc_number] => 06668299 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-23 [patent_title] => 'Software interface between a parallel bus and a packet network' [patent_app_type] => B1 [patent_app_number] => 09/655919 [patent_app_country] => US [patent_app_date] => 2000-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4516 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/668/06668299.pdf [firstpage_image] =>[orig_patent_app_number] => 09655919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1298004 [patent_doc_number] => 06631436 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-07 [patent_title] => 'Platform for selectively providing a channel service unit/data service unit, a router/bridge, and a dial-up modem' [patent_app_type] => B1 [patent_app_number] => 09/652885 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 2849 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/631/06631436.pdf [firstpage_image] =>[orig_patent_app_number] => 09652885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1323904 [patent_doc_number] => 06611889 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-26 [patent_title] => 'Monitor and control for media manipulation' [patent_app_type] => B1 [patent_app_number] => 09/651317 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 39 [patent_no_of_words] => 8503 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/611/06611889.pdf [firstpage_image] =>[orig_patent_app_number] => 09651317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1339078 [patent_doc_number] => 06601127 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'Communication control apparatus and method, communication system, and program storage medium' [patent_app_type] => B1 [patent_app_number] => 09/652635 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 11577 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/601/06601127.pdf [firstpage_image] =>[orig_patent_app_number] => 09652635 [rel_patent_id] =>[rel_patent_doc_number] =>)