
Gopal C. Ray
Examiner (ID: 16225)
| Most Active Art Unit | 2781 |
| Art Unit(s) | 2307, 2781, 2305, 2111, 2181, 2787, 2308 |
| Total Applications | 1625 |
| Issued Applications | 1400 |
| Pending Applications | 56 |
| Abandoned Applications | 169 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1438758
[patent_doc_number] => 06357021
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-12
[patent_title] => 'Method and apparatus for updating firmware'
[patent_app_type] => B1
[patent_app_number] => 09/291800
[patent_app_country] => US
[patent_app_date] => 1999-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2754
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/357/06357021.pdf
[firstpage_image] =>[orig_patent_app_number] => 09291800
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/291800 | Method and apparatus for updating firmware | Apr 13, 1999 | Issued |
Array
(
[id] => 7638568
[patent_doc_number] => 06397353
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'Method and apparatus for protecting sensitive data during automatic testing of hardware'
[patent_app_type] => B1
[patent_app_number] => 09/289490
[patent_app_country] => US
[patent_app_date] => 1999-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2230
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/397/06397353.pdf
[firstpage_image] =>[orig_patent_app_number] => 09289490
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/289490 | Method and apparatus for protecting sensitive data during automatic testing of hardware | Apr 8, 1999 | Issued |
Array
(
[id] => 1410114
[patent_doc_number] => 06557122
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-29
[patent_title] => 'Notification system for informing a network user of a problem in the network'
[patent_app_type] => B1
[patent_app_number] => 09/287189
[patent_app_country] => US
[patent_app_date] => 1999-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 24
[patent_no_of_words] => 10229
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/557/06557122.pdf
[firstpage_image] =>[orig_patent_app_number] => 09287189
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/287189 | Notification system for informing a network user of a problem in the network | Apr 5, 1999 | Issued |
Array
(
[id] => 4132944
[patent_doc_number] => 06047343
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-04
[patent_title] => 'Method and apparatus for detecting insertion and removal of a memory module using standard connectors'
[patent_app_type] => 1
[patent_app_number] => 9/307254
[patent_app_country] => US
[patent_app_date] => 1999-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 44
[patent_no_of_words] => 26058
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/047/06047343.pdf
[firstpage_image] =>[orig_patent_app_number] => 307254
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/307254 | Method and apparatus for detecting insertion and removal of a memory module using standard connectors | Apr 2, 1999 | Issued |
Array
(
[id] => 7638566
[patent_doc_number] => 06397355
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'System, method, and program for automatic error detection while utilizing a software state machine for carrying out the process flow of a software program'
[patent_app_type] => B1
[patent_app_number] => 09/280375
[patent_app_country] => US
[patent_app_date] => 1999-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 7208
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 6
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/397/06397355.pdf
[firstpage_image] =>[orig_patent_app_number] => 09280375
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/280375 | System, method, and program for automatic error detection while utilizing a software state machine for carrying out the process flow of a software program | Mar 28, 1999 | Issued |
Array
(
[id] => 1580499
[patent_doc_number] => 06470463
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-22
[patent_title] => 'Method and apparatus for testing integrity of data transfer of a hardware'
[patent_app_type] => B1
[patent_app_number] => 09/280896
[patent_app_country] => US
[patent_app_date] => 1999-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2522
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/470/06470463.pdf
[firstpage_image] =>[orig_patent_app_number] => 09280896
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/280896 | Method and apparatus for testing integrity of data transfer of a hardware | Mar 28, 1999 | Issued |
Array
(
[id] => 1602117
[patent_doc_number] => 06385738
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'System for testing transmitter logic of a physical layer device in a local area network'
[patent_app_type] => B1
[patent_app_number] => 09/280648
[patent_app_country] => US
[patent_app_date] => 1999-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3916
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/385/06385738.pdf
[firstpage_image] =>[orig_patent_app_number] => 09280648
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/280648 | System for testing transmitter logic of a physical layer device in a local area network | Mar 28, 1999 | Issued |
Array
(
[id] => 1485139
[patent_doc_number] => 06453426
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-17
[patent_title] => 'Separately storing core boot data and cluster configuration data in a server cluster'
[patent_app_type] => B1
[patent_app_number] => 09/277503
[patent_app_country] => US
[patent_app_date] => 1999-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7621
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/453/06453426.pdf
[firstpage_image] =>[orig_patent_app_number] => 09277503
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/277503 | Separately storing core boot data and cluster configuration data in a server cluster | Mar 25, 1999 | Issued |
Array
(
[id] => 7638567
[patent_doc_number] => 06397354
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'Method and apparatus for providing external access to signals that are internal to an integrated circuit chip package'
[patent_app_type] => B1
[patent_app_number] => 09/276957
[patent_app_country] => US
[patent_app_date] => 1999-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 7775
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/397/06397354.pdf
[firstpage_image] =>[orig_patent_app_number] => 09276957
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/276957 | Method and apparatus for providing external access to signals that are internal to an integrated circuit chip package | Mar 25, 1999 | Issued |
Array
(
[id] => 1524989
[patent_doc_number] => 06415396
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-02
[patent_title] => 'Automatic generation and maintenance of regression test cases from requirements'
[patent_app_type] => B1
[patent_app_number] => 09/277667
[patent_app_country] => US
[patent_app_date] => 1999-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 8360
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/415/06415396.pdf
[firstpage_image] =>[orig_patent_app_number] => 09277667
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/277667 | Automatic generation and maintenance of regression test cases from requirements | Mar 25, 1999 | Issued |
Array
(
[id] => 1434066
[patent_doc_number] => 06341356
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-01-22
[patent_title] => 'System for I/O path load balancing and failure which can be ported to a plurality of operating environments'
[patent_app_type] => B1
[patent_app_number] => 09/276618
[patent_app_country] => US
[patent_app_date] => 1999-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2997
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/341/06341356.pdf
[firstpage_image] =>[orig_patent_app_number] => 09276618
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/276618 | System for I/O path load balancing and failure which can be ported to a plurality of operating environments | Mar 24, 1999 | Issued |
Array
(
[id] => 4240019
[patent_doc_number] => 06012120
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-04
[patent_title] => 'Method and apparatus for providing DMA transfers between devices coupled to different host bus bridges'
[patent_app_type] => 1
[patent_app_number] => 9/271558
[patent_app_country] => US
[patent_app_date] => 1999-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 19
[patent_no_of_words] => 12324
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 304
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/012/06012120.pdf
[firstpage_image] =>[orig_patent_app_number] => 271558
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/271558 | Method and apparatus for providing DMA transfers between devices coupled to different host bus bridges | Mar 17, 1999 | Issued |
Array
(
[id] => 4424432
[patent_doc_number] => 06266729
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-24
[patent_title] => 'Computer for encapsulating legacy data transport protocol for IEEE 1394 serial bus'
[patent_app_type] => 1
[patent_app_number] => 9/272059
[patent_app_country] => US
[patent_app_date] => 1999-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 3365
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/266/06266729.pdf
[firstpage_image] =>[orig_patent_app_number] => 272059
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/272059 | Computer for encapsulating legacy data transport protocol for IEEE 1394 serial bus | Mar 17, 1999 | Issued |
Array
(
[id] => 4198862
[patent_doc_number] => 06038628
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-14
[patent_title] => 'System and method for encapsulating legacy data transport protocols for IEEE 1394 serial bus'
[patent_app_type] => 1
[patent_app_number] => 9/272061
[patent_app_country] => US
[patent_app_date] => 1999-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 3366
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/038/06038628.pdf
[firstpage_image] =>[orig_patent_app_number] => 272061
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/272061 | System and method for encapsulating legacy data transport protocols for IEEE 1394 serial bus | Mar 17, 1999 | Issued |
Array
(
[id] => 1480962
[patent_doc_number] => 06389498
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-14
[patent_title] => 'Microprocessor having addressable communication port'
[patent_app_type] => B1
[patent_app_number] => 09/267230
[patent_app_country] => US
[patent_app_date] => 1999-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 12941
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/389/06389498.pdf
[firstpage_image] =>[orig_patent_app_number] => 09267230
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/267230 | Microprocessor having addressable communication port | Mar 11, 1999 | Issued |
Array
(
[id] => 4388879
[patent_doc_number] => 06275946
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-14
[patent_title] => 'Internal UPS card for a computer'
[patent_app_type] => 1
[patent_app_number] => 9/077025
[patent_app_country] => US
[patent_app_date] => 1999-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 5733
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/275/06275946.pdf
[firstpage_image] =>[orig_patent_app_number] => 077025
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/077025 | Internal UPS card for a computer | Mar 11, 1999 | Issued |
Array
(
[id] => 1602127
[patent_doc_number] => 06385742
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'Microprocessor debugging mechanism employing scan interface'
[patent_app_type] => B1
[patent_app_number] => 09/262816
[patent_app_country] => US
[patent_app_date] => 1999-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2766
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/385/06385742.pdf
[firstpage_image] =>[orig_patent_app_number] => 09262816
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/262816 | Microprocessor debugging mechanism employing scan interface | Mar 4, 1999 | Issued |
Array
(
[id] => 1557686
[patent_doc_number] => 06401214
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-04
[patent_title] => 'Preventive recovery action in hard disk drives'
[patent_app_type] => B1
[patent_app_number] => 09/262426
[patent_app_country] => US
[patent_app_date] => 1999-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5020
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/401/06401214.pdf
[firstpage_image] =>[orig_patent_app_number] => 09262426
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/262426 | Preventive recovery action in hard disk drives | Mar 3, 1999 | Issued |
Array
(
[id] => 1490239
[patent_doc_number] => 06367028
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-02
[patent_title] => 'Self diagnosing communications bus and method of operating same'
[patent_app_type] => B1
[patent_app_number] => 09/262094
[patent_app_country] => US
[patent_app_date] => 1999-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2108
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/367/06367028.pdf
[firstpage_image] =>[orig_patent_app_number] => 09262094
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/262094 | Self diagnosing communications bus and method of operating same | Mar 3, 1999 | Issued |
Array
(
[id] => 7638574
[patent_doc_number] => 06397347
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'Disk array apparatus capable of dealing with an abnormality occurring in one of disk units without delaying operation of the apparatus'
[patent_app_type] => B1
[patent_app_number] => 09/258126
[patent_app_country] => US
[patent_app_date] => 1999-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7515
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/397/06397347.pdf
[firstpage_image] =>[orig_patent_app_number] => 09258126
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/258126 | Disk array apparatus capable of dealing with an abnormality occurring in one of disk units without delaying operation of the apparatus | Feb 25, 1999 | Issued |