Gopal C. Ray

Array ( [id] => 2604500 [patent_doc_number] => 04975831 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-04 [patent_title] => 'High-availability computer system with a predefinable configuration of the modules' [patent_app_type] => 1 [patent_app_number] => 7/191629 [patent_app_country] => US [patent_app_date] => 1988-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2897 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 467 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/975/04975831.pdf [firstpage_image] =>[orig_patent_app_number] => 191629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2605403 [patent_doc_number] => 04975880 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-04 [patent_title] => 'Memory system for storing data from variable numbers of input data streams' [patent_app_type] => 1 [patent_app_number] => 7/188882 [patent_app_country] => US [patent_app_date] => 1988-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7240 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/975/04975880.pdf [firstpage_image] =>[orig_patent_app_number] => 188882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2716856 [patent_doc_number] => 04993030 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-02-12 [patent_title] => 'File system for a plurality of storage classes' [patent_app_type] => 1 [patent_app_number] => 7/185179 [patent_app_country] => US [patent_app_date] => 1988-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 26 [patent_no_of_words] => 11146 [patent_no_of_claims] => 68 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/993/04993030.pdf [firstpage_image] =>[orig_patent_app_number] => 185179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2677498 [patent_doc_number] => 04954944 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-09-04 [patent_title] => 'Cache control circuit in cache memory unit with unit for enabling to reduce a read access time for cache memory' [patent_app_type] => 1 [patent_app_number] => 7/184912 [patent_app_country] => US [patent_app_date] => 1988-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5371 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 536 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/954/04954944.pdf [firstpage_image] =>[orig_patent_app_number] => 184912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2606413 [patent_doc_number] => 04924399 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-08 [patent_title] => 'Vehicle control system with HSO-triggered output' [patent_app_type] => 1 [patent_app_number] => 7/184379 [patent_app_country] => US [patent_app_date] => 1988-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 2259 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/924/04924399.pdf [firstpage_image] =>[orig_patent_app_number] => 184379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2702945 [patent_doc_number] => 05065311 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-11-12 [patent_title] => 'Distributed data base system of composite subsystem type, and method fault recovery for the system' [patent_app_type] => 1 [patent_app_number] => 7/184075 [patent_app_country] => US [patent_app_date] => 1988-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 18 [patent_no_of_words] => 10670 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/065/05065311.pdf [firstpage_image] =>[orig_patent_app_number] => 184075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2881050 [patent_doc_number] => 05091848 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-25 [patent_title] => 'Vector processor for merging vector elements in ascending order merging operation or descending order merging operation' [patent_app_type] => 1 [patent_app_number] => 7/179987 [patent_app_country] => US [patent_app_date] => 1988-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 7231 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/091/05091848.pdf [firstpage_image] =>[orig_patent_app_number] => 179987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2635558 [patent_doc_number] => 04967339 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-30 [patent_title] => 'Operation control apparatus for a processor having a plurality of arithmetic devices' [patent_app_type] => 1 [patent_app_number] => 7/179554 [patent_app_country] => US [patent_app_date] => 1988-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3179 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/967/04967339.pdf [firstpage_image] =>[orig_patent_app_number] => 179554 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2861653 [patent_doc_number] => 05089985 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-18 [patent_title] => 'System and method for performing a sort operation in a relational database manager to pass results directly to a user without writing to disk' [patent_app_type] => 1 [patent_app_number] => 7/179181 [patent_app_country] => US [patent_app_date] => 1988-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 5981 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 18 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/089/05089985.pdf [firstpage_image] =>[orig_patent_app_number] => 179181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2741744 [patent_doc_number] => 04998198 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-05 [patent_title] => 'Dynamic burst control for data transfers' [patent_app_type] => 1 [patent_app_number] => 7/178667 [patent_app_country] => US [patent_app_date] => 1988-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5837 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/998/04998198.pdf [firstpage_image] =>[orig_patent_app_number] => 178667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2596505 [patent_doc_number] => 04964035 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-16 [patent_title] => 'Vector processor capable of high-speed access to processing results from scalar processor' [patent_app_type] => 1 [patent_app_number] => 7/178569 [patent_app_country] => US [patent_app_date] => 1988-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6290 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/964/04964035.pdf [firstpage_image] =>[orig_patent_app_number] => 178569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2639907 [patent_doc_number] => 04977498 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-11 [patent_title] => 'Data processing system having a data memory interlock coherency scheme' [patent_app_type] => 1 [patent_app_number] => 7/176785 [patent_app_country] => US [patent_app_date] => 1988-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5139 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/977/04977498.pdf [firstpage_image] =>[orig_patent_app_number] => 176785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2726476 [patent_doc_number] => 05008852 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-16 [patent_title] => 'Parallel accessible memory device' [patent_app_type] => 1 [patent_app_number] => 7/175484 [patent_app_country] => US [patent_app_date] => 1988-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4002 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/008/05008852.pdf [firstpage_image] =>[orig_patent_app_number] => 175484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2612011 [patent_doc_number] => 04949250 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-14 [patent_title] => 'Method and apparatus for executing instructions for a vector processing system' [patent_app_type] => 1 [patent_app_number] => 7/170395 [patent_app_country] => US [patent_app_date] => 1988-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 30 [patent_no_of_words] => 9955 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/949/04949250.pdf [firstpage_image] =>[orig_patent_app_number] => 170395 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2725731 [patent_doc_number] => 05008812 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-16 [patent_title] => 'Context switching method and apparatus for use in a vector processing system' [patent_app_type] => 1 [patent_app_number] => 7/170399 [patent_app_country] => US [patent_app_date] => 1988-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 30 [patent_no_of_words] => 10100 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/008/05008812.pdf [firstpage_image] =>[orig_patent_app_number] => 170399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2655445 [patent_doc_number] => 04980853 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-25 [patent_title] => 'Bit blitter with narrow shift register' [patent_app_type] => 1 [patent_app_number] => 7/164268 [patent_app_country] => US [patent_app_date] => 1988-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3709 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/980/04980853.pdf [firstpage_image] =>[orig_patent_app_number] => 164268 [rel_patent_id] =>[rel_patent_doc_number] =>)