
Grant S. Withers
Examiner (ID: 18926, Phone: (571)270-1570 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2895, 2817, 2812, 2891 |
| Total Applications | 1000 |
| Issued Applications | 834 |
| Pending Applications | 38 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10402621
[patent_doc_number] => 20150287630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-08
[patent_title] => 'METHOD OF MANUFACTURING SOI WAFER'
[patent_app_type] => utility
[patent_app_number] => 14/426582
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4583
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14426582
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/426582 | METHOD OF MANUFACTURING SOI WAFER | Sep 11, 2013 | Abandoned |
Array
(
[id] => 9893321
[patent_doc_number] => 20150048520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-19
[patent_title] => 'MAGNETIC CONTACTS'
[patent_app_type] => utility
[patent_app_number] => 13/965746
[patent_app_country] => US
[patent_app_date] => 2013-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12437
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13965746
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/965746 | Magnetic contacts | Aug 12, 2013 | Issued |
Array
(
[id] => 9401582
[patent_doc_number] => 08691634
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-08
[patent_title] => 'Optically triggered semiconductor device and method for making the same'
[patent_app_type] => utility
[patent_app_number] => 13/960971
[patent_app_country] => US
[patent_app_date] => 2013-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 11199
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13960971
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/960971 | Optically triggered semiconductor device and method for making the same | Aug 6, 2013 | Issued |
Array
(
[id] => 9777790
[patent_doc_number] => 08852995
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-10-07
[patent_title] => 'Preparation method for patternization of metal electrodes in silicon solar cells'
[patent_app_type] => utility
[patent_app_number] => 13/959835
[patent_app_country] => US
[patent_app_date] => 2013-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2180
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13959835
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/959835 | Preparation method for patternization of metal electrodes in silicon solar cells | Aug 5, 2013 | Issued |
Array
(
[id] => 9468885
[patent_doc_number] => 08722515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-13
[patent_title] => 'Process of treating defects during the bonding of wafers'
[patent_app_type] => utility
[patent_app_number] => 13/957623
[patent_app_country] => US
[patent_app_date] => 2013-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 4570
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13957623
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/957623 | Process of treating defects during the bonding of wafers | Aug 1, 2013 | Issued |
Array
(
[id] => 9161537
[patent_doc_number] => 20130309814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'LID ATTACH PROCESS'
[patent_app_type] => utility
[patent_app_number] => 13/952392
[patent_app_country] => US
[patent_app_date] => 2013-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3544
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13952392
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/952392 | Lid attach process | Jul 25, 2013 | Issued |
Array
(
[id] => 10165555
[patent_doc_number] => 09196789
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Reflective contact layer system for an optoelectronic component and method for producing same'
[patent_app_type] => utility
[patent_app_number] => 14/418913
[patent_app_country] => US
[patent_app_date] => 2013-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 4273
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14418913
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/418913 | Reflective contact layer system for an optoelectronic component and method for producing same | Jul 23, 2013 | Issued |
Array
(
[id] => 10882972
[patent_doc_number] => 08907353
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-09
[patent_title] => 'Process for forming an electroactive layer'
[patent_app_type] => utility
[patent_app_number] => 13/945284
[patent_app_country] => US
[patent_app_date] => 2013-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6451
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13945284
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/945284 | Process for forming an electroactive layer | Jul 17, 2013 | Issued |
Array
(
[id] => 9530038
[patent_doc_number] => 08753909
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-17
[patent_title] => 'Light-emitting device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/945730
[patent_app_country] => US
[patent_app_date] => 2013-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 2190
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13945730
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/945730 | Light-emitting device and manufacturing method thereof | Jul 17, 2013 | Issued |
Array
(
[id] => 9552133
[patent_doc_number] => 08759181
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-24
[patent_title] => 'Methods for reduced gate resistance FINFET'
[patent_app_type] => utility
[patent_app_number] => 13/927340
[patent_app_country] => US
[patent_app_date] => 2013-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4575
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13927340
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/927340 | Methods for reduced gate resistance FINFET | Jun 25, 2013 | Issued |
Array
(
[id] => 9104632
[patent_doc_number] => 20130277763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'POWER SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/918161
[patent_app_country] => US
[patent_app_date] => 2013-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8685
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13918161
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/918161 | Power semiconductor device | Jun 13, 2013 | Issued |
Array
(
[id] => 10960888
[patent_doc_number] => 20140363918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-11
[patent_title] => 'APPARATUS AND METHOD FOR PRODUCING SOLAR CELLS USING LIGHT TREATMENT'
[patent_app_type] => utility
[patent_app_number] => 13/913540
[patent_app_country] => US
[patent_app_date] => 2013-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4414
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13913540
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/913540 | Apparatus and method for producing solar cells using light treatment | Jun 9, 2013 | Issued |
Array
(
[id] => 9627052
[patent_doc_number] => 08796736
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-08-05
[patent_title] => 'Monolithic integration of group III nitride epitaxial layers'
[patent_app_type] => utility
[patent_app_number] => 13/897038
[patent_app_country] => US
[patent_app_date] => 2013-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 19
[patent_no_of_words] => 5654
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13897038
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/897038 | Monolithic integration of group III nitride epitaxial layers | May 16, 2013 | Issued |
Array
(
[id] => 10358546
[patent_doc_number] => 20150243551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-27
[patent_title] => 'METHOD OF DETACHING A LAYER'
[patent_app_type] => utility
[patent_app_number] => 14/426509
[patent_app_country] => US
[patent_app_date] => 2013-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3296
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14426509
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/426509 | Method of detaching a layer | Apr 9, 2013 | Issued |
Array
(
[id] => 9716899
[patent_doc_number] => 20140252597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'Directly Sawing Wafers Covered with Liquid Molding Compound'
[patent_app_type] => utility
[patent_app_number] => 13/789955
[patent_app_country] => US
[patent_app_date] => 2013-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3150
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13789955
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/789955 | Directly sawing wafers covered with liquid molding compound | Mar 7, 2013 | Issued |
Array
(
[id] => 10864588
[patent_doc_number] => 08890294
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-18
[patent_title] => 'Stack semiconductor package and manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/771609
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 9717
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771609
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771609 | Stack semiconductor package and manufacturing the same | Feb 19, 2013 | Issued |
Array
(
[id] => 9648546
[patent_doc_number] => 08802556
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-12
[patent_title] => 'Barrier layer on bump and non-wettable coating on trace'
[patent_app_type] => utility
[patent_app_number] => 13/771524
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8361
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771524
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771524 | Barrier layer on bump and non-wettable coating on trace | Feb 19, 2013 | Issued |
Array
(
[id] => 9850121
[patent_doc_number] => 08951848
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-10
[patent_title] => 'Circuit substrate for mounting chip, method for manufacturing same and chip package having same'
[patent_app_type] => utility
[patent_app_number] => 13/771320
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3086
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771320
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771320 | Circuit substrate for mounting chip, method for manufacturing same and chip package having same | Feb 19, 2013 | Issued |
Array
(
[id] => 9668009
[patent_doc_number] => 20140231872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-21
[patent_title] => 'METHOD FOR INDUCING STRAIN IN FINFET CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 13/771249
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 4741
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771249
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771249 | Method for inducing strain in FinFET channels | Feb 19, 2013 | Issued |
Array
(
[id] => 9668104
[patent_doc_number] => 20140231967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-21
[patent_title] => 'SYSTEMS AND METHODS FOR POST-BONDING WAFER EDGE SEAL'
[patent_app_type] => utility
[patent_app_number] => 13/771382
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3366
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771382
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771382 | Systems and methods for post-bonding wafer edge seal | Feb 19, 2013 | Issued |