
Grant S. Withers
Examiner (ID: 18926, Phone: (571)270-1570 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2895, 2817, 2812, 2891 |
| Total Applications | 1000 |
| Issued Applications | 834 |
| Pending Applications | 38 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9334814
[patent_doc_number] => 20140061596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'ORGANIC LIGHT-EMITTING DIODE DISPLAY PANEL AND MANUFACTURING METHOD FOR THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/701813
[patent_app_country] => US
[patent_app_date] => 2012-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3872
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13701813
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/701813 | Organic light-emitting diode display panel and manufacturing method for the same | Oct 11, 2012 | Issued |
Array
(
[id] => 9327798
[patent_doc_number] => 20140054580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-27
[patent_title] => 'ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/703112
[patent_app_country] => US
[patent_app_date] => 2012-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4767
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13703112
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/703112 | Array substrate and manufacturing method thereof | Sep 25, 2012 | Issued |
Array
(
[id] => 8610276
[patent_doc_number] => 20130015588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-17
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING THROUGH ELECTRODE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/621314
[patent_app_country] => US
[patent_app_date] => 2012-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4613
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13621314
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/621314 | Semiconductor device having through electrode and method of fabricating the same | Sep 16, 2012 | Issued |
Array
(
[id] => 9274024
[patent_doc_number] => 08637958
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-28
[patent_title] => 'Structure and method for forming isolation and buried plate for trench capacitor'
[patent_app_type] => utility
[patent_app_number] => 13/617576
[patent_app_country] => US
[patent_app_date] => 2012-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3781
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13617576
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/617576 | Structure and method for forming isolation and buried plate for trench capacitor | Sep 13, 2012 | Issued |
Array
(
[id] => 10022191
[patent_doc_number] => 09064684
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-06-23
[patent_title] => 'Flowable oxide deposition using rapid delivery of process gases'
[patent_app_type] => utility
[patent_app_number] => 13/607511
[patent_app_country] => US
[patent_app_date] => 2012-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 10489
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13607511
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/607511 | Flowable oxide deposition using rapid delivery of process gases | Sep 6, 2012 | Issued |
Array
(
[id] => 10837908
[patent_doc_number] => 08865580
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Pattern forming method, semiconductor device manufacturing method, and coating apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/603902
[patent_app_country] => US
[patent_app_date] => 2012-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 25
[patent_no_of_words] => 4535
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13603902
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/603902 | Pattern forming method, semiconductor device manufacturing method, and coating apparatus | Sep 4, 2012 | Issued |
Array
(
[id] => 10053589
[patent_doc_number] => 09093474
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-28
[patent_title] => 'Electric power semiconductor device and manufacturing method of the same'
[patent_app_type] => utility
[patent_app_number] => 13/600616
[patent_app_country] => US
[patent_app_date] => 2012-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 14346
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13600616
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/600616 | Electric power semiconductor device and manufacturing method of the same | Aug 30, 2012 | Issued |
Array
(
[id] => 9054696
[patent_doc_number] => 20130252410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'SELECTIVE LOW-TEMPERATURE OHMIC CONTACT FORMATION METHOD FOR GROUP III-NITRIDE HETEROJUNCTION STRUCTURED DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/599980
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6439
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599980
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599980 | Selective low-temperature ohmic contact formation method for group III-nitride heterojunction structured device | Aug 29, 2012 | Issued |
Array
(
[id] => 8925527
[patent_doc_number] => 20130181287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-18
[patent_title] => 'HIGH VOLTAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/598605
[patent_app_country] => US
[patent_app_date] => 2012-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 11339
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13598605
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/598605 | High voltage device | Aug 28, 2012 | Issued |
Array
(
[id] => 9710731
[patent_doc_number] => 08835299
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-16
[patent_title] => 'Pre-sintered semiconductor die structure'
[patent_app_type] => utility
[patent_app_number] => 13/597311
[patent_app_country] => US
[patent_app_date] => 2012-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3229
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13597311
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/597311 | Pre-sintered semiconductor die structure | Aug 28, 2012 | Issued |
Array
(
[id] => 9344954
[patent_doc_number] => 08664101
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-04
[patent_title] => 'Multiple mold structure methods of manufacturing vertical memory devices'
[patent_app_type] => utility
[patent_app_number] => 13/596621
[patent_app_country] => US
[patent_app_date] => 2012-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7188
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13596621
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/596621 | Multiple mold structure methods of manufacturing vertical memory devices | Aug 27, 2012 | Issued |
Array
(
[id] => 9112930
[patent_doc_number] => 08569099
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-29
[patent_title] => 'Enhanced methods for fabricating solar cells with textured surfaces'
[patent_app_type] => utility
[patent_app_number] => 13/595404
[patent_app_country] => US
[patent_app_date] => 2012-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 54
[patent_no_of_words] => 19160
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13595404
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/595404 | Enhanced methods for fabricating solar cells with textured surfaces | Aug 26, 2012 | Issued |
Array
(
[id] => 8488300
[patent_doc_number] => 20120287707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'OPTOELECTRONIC MEMORY DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/558541
[patent_app_country] => US
[patent_app_date] => 2012-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4593
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13558541
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/558541 | OPTOELECTRONIC MEMORY DEVICES | Jul 25, 2012 | Abandoned |
Array
(
[id] => 9552083
[patent_doc_number] => 08759129
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-24
[patent_title] => 'Method of making diode having reflective layer'
[patent_app_type] => utility
[patent_app_number] => 13/550097
[patent_app_country] => US
[patent_app_date] => 2012-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 4311
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13550097
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/550097 | Method of making diode having reflective layer | Jul 15, 2012 | Issued |
Array
(
[id] => 8474426
[patent_doc_number] => 20120273833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-01
[patent_title] => 'Light Emitting Diode Package'
[patent_app_type] => utility
[patent_app_number] => 13/545000
[patent_app_country] => US
[patent_app_date] => 2012-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2737
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13545000
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/545000 | Light emitting diode package | Jul 9, 2012 | Issued |
Array
(
[id] => 9158694
[patent_doc_number] => 20130306971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'SEMICONDUCTOR ACTIVE MATRIX ON BURIED INSULATOR'
[patent_app_type] => utility
[patent_app_number] => 13/526139
[patent_app_country] => US
[patent_app_date] => 2012-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5882
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13526139
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/526139 | Semiconductor active matrix on buried insulator | Jun 17, 2012 | Issued |
Array
(
[id] => 9086212
[patent_doc_number] => 08557639
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-15
[patent_title] => 'Apparatus for thermally enhanced semiconductor package'
[patent_app_type] => utility
[patent_app_number] => 13/492646
[patent_app_country] => US
[patent_app_date] => 2012-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 50
[patent_no_of_words] => 9866
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13492646
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/492646 | Apparatus for thermally enhanced semiconductor package | Jun 7, 2012 | Issued |
Array
(
[id] => 8784613
[patent_doc_number] => 08431456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-30
[patent_title] => 'Methods of forming high density structures and low density structures with a single photomask'
[patent_app_type] => utility
[patent_app_number] => 13/485869
[patent_app_country] => US
[patent_app_date] => 2012-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 5433
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13485869
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/485869 | Methods of forming high density structures and low density structures with a single photomask | May 30, 2012 | Issued |
Array
(
[id] => 9827733
[patent_doc_number] => 08936961
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-20
[patent_title] => 'Removal of stressor layer from a spalled layer and method of making a bifacial solar cell using the same'
[patent_app_type] => utility
[patent_app_number] => 13/481795
[patent_app_country] => US
[patent_app_date] => 2012-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 18
[patent_no_of_words] => 5210
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13481795
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/481795 | Removal of stressor layer from a spalled layer and method of making a bifacial solar cell using the same | May 25, 2012 | Issued |
Array
(
[id] => 9174558
[patent_doc_number] => 20130316543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-28
[patent_title] => 'METHOD AND APPARATUS FOR SUBSTRATE-MASK ALIGNMENT'
[patent_app_type] => utility
[patent_app_number] => 13/480831
[patent_app_country] => US
[patent_app_date] => 2012-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13480831
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/480831 | Method and apparatus for substrate-mask alignment | May 24, 2012 | Issued |