
Grant S. Withers
Examiner (ID: 18926, Phone: (571)270-1570 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2895, 2817, 2812, 2891 |
| Total Applications | 1000 |
| Issued Applications | 834 |
| Pending Applications | 38 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5720926
[patent_doc_number] => 20060073701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-06
[patent_title] => 'Method of manufacturing a substrate with through electrodes'
[patent_app_type] => utility
[patent_app_number] => 11/239052
[patent_app_country] => US
[patent_app_date] => 2005-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4753
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20060073701.pdf
[firstpage_image] =>[orig_patent_app_number] => 11239052
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/239052 | Method of manufacturing a substrate with through electrodes | Sep 29, 2005 | Abandoned |
Array
(
[id] => 5171901
[patent_doc_number] => 20070072334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-29
[patent_title] => 'Semiconductor fabrication process employing spacer defined vias'
[patent_app_type] => utility
[patent_app_number] => 11/239282
[patent_app_country] => US
[patent_app_date] => 2005-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3632
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20070072334.pdf
[firstpage_image] =>[orig_patent_app_number] => 11239282
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/239282 | Semiconductor fabrication process employing spacer defined vias | Sep 28, 2005 | Abandoned |
Array
(
[id] => 56310
[patent_doc_number] => 07768815
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-03
[patent_title] => 'Optoelectronic memory devices'
[patent_app_type] => utility
[patent_app_number] => 11/161941
[patent_app_country] => US
[patent_app_date] => 2005-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4546
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/768/07768815.pdf
[firstpage_image] =>[orig_patent_app_number] => 11161941
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/161941 | Optoelectronic memory devices | Aug 22, 2005 | Issued |
Array
(
[id] => 5736010
[patent_doc_number] => 20060006400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-12
[patent_title] => 'Method of making diode having reflective layer'
[patent_app_type] => utility
[patent_app_number] => 11/203322
[patent_app_country] => US
[patent_app_date] => 2005-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4178
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20060006400.pdf
[firstpage_image] =>[orig_patent_app_number] => 11203322
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/203322 | Method of making diode having reflective layer | Aug 14, 2005 | Issued |
Array
(
[id] => 334254
[patent_doc_number] => 07507665
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-24
[patent_title] => 'Method of manufacturing electrical parts'
[patent_app_type] => utility
[patent_app_number] => 11/200191
[patent_app_country] => US
[patent_app_date] => 2005-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 3990
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/507/07507665.pdf
[firstpage_image] =>[orig_patent_app_number] => 11200191
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/200191 | Method of manufacturing electrical parts | Aug 9, 2005 | Issued |
Array
(
[id] => 5881018
[patent_doc_number] => 20060030101
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-09
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/197331
[patent_app_country] => US
[patent_app_date] => 2005-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2445
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20060030101.pdf
[firstpage_image] =>[orig_patent_app_number] => 11197331
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/197331 | Semiconductor device and method for fabricating the same | Aug 4, 2005 | Abandoned |
Array
(
[id] => 5763180
[patent_doc_number] => 20060017119
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-26
[patent_title] => 'Multi-gate transistor and method of fabricating multi-gate transistor'
[patent_app_type] => utility
[patent_app_number] => 11/188722
[patent_app_country] => US
[patent_app_date] => 2005-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5504
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20060017119.pdf
[firstpage_image] =>[orig_patent_app_number] => 11188722
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/188722 | Multi-gate transistor and method of fabricating multi-gate transistor | Jul 25, 2005 | Abandoned |
Array
(
[id] => 7229594
[patent_doc_number] => 20050255615
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-17
[patent_title] => 'Semiconductor light emitting element and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/187072
[patent_app_country] => US
[patent_app_date] => 2005-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7614
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0255/20050255615.pdf
[firstpage_image] =>[orig_patent_app_number] => 11187072
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/187072 | Semiconductor light emitting element and method for manufacturing the same | Jul 21, 2005 | Abandoned |
Array
(
[id] => 5242388
[patent_doc_number] => 20070020883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-25
[patent_title] => 'Patterned structures fabricated by printing mask over lift-off pattern'
[patent_app_type] => utility
[patent_app_number] => 11/184304
[patent_app_country] => US
[patent_app_date] => 2005-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7624
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20070020883.pdf
[firstpage_image] =>[orig_patent_app_number] => 11184304
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/184304 | Patterned structures fabricated by printing mask over lift-off pattern | Jul 17, 2005 | Issued |
Array
(
[id] => 6931337
[patent_doc_number] => 20050282372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'Semiconductor device and a method of manufacture therefor'
[patent_app_type] => utility
[patent_app_number] => 11/167772
[patent_app_country] => US
[patent_app_date] => 2005-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2889
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0282/20050282372.pdf
[firstpage_image] =>[orig_patent_app_number] => 11167772
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/167772 | Semiconductor device and a method of manufacture therefor | Jun 26, 2005 | Issued |
Array
(
[id] => 6929065
[patent_doc_number] => 20050280098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'Method of fabricating CMOS transistor and CMOS transistor fabricated thereby'
[patent_app_type] => utility
[patent_app_number] => 11/157521
[patent_app_country] => US
[patent_app_date] => 2005-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6455
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0280/20050280098.pdf
[firstpage_image] =>[orig_patent_app_number] => 11157521
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/157521 | Method of fabricating CMOS transistor and CMOS transistor fabricated thereby | Jun 20, 2005 | Issued |
Array
(
[id] => 281685
[patent_doc_number] => 07553684
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-30
[patent_title] => 'Method of fabricating interferometric devices using lift-off processing techniques'
[patent_app_type] => utility
[patent_app_number] => 11/155379
[patent_app_country] => US
[patent_app_date] => 2005-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 10206
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/553/07553684.pdf
[firstpage_image] =>[orig_patent_app_number] => 11155379
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/155379 | Method of fabricating interferometric devices using lift-off processing techniques | Jun 16, 2005 | Issued |
Array
(
[id] => 7221189
[patent_doc_number] => 20050260812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'Memory cell having a trench capacitor and method for fabricating a memory cell and trench capacitor'
[patent_app_type] => utility
[patent_app_number] => 11/123822
[patent_app_country] => US
[patent_app_date] => 2005-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6470
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0260/20050260812.pdf
[firstpage_image] =>[orig_patent_app_number] => 11123822
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/123822 | Memory cell having a trench capacitor and method for fabricating a memory cell and trench capacitor | May 5, 2005 | Abandoned |
Array
(
[id] => 7048415
[patent_doc_number] => 20050184302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-25
[patent_title] => 'Nitride semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/112295
[patent_app_country] => US
[patent_app_date] => 2005-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8657
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20050184302.pdf
[firstpage_image] =>[orig_patent_app_number] => 11112295
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/112295 | Nitride semiconductor device and method of manufacturing the same | Apr 21, 2005 | Abandoned |
Array
(
[id] => 8870617
[patent_doc_number] => 08465994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-18
[patent_title] => 'Method for fabricating active-matrix display device'
[patent_app_type] => utility
[patent_app_number] => 11/068902
[patent_app_country] => US
[patent_app_date] => 2005-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 4296
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11068902
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/068902 | Method for fabricating active-matrix display device | Mar 1, 2005 | Issued |
Array
(
[id] => 6944897
[patent_doc_number] => 20050196946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-08
[patent_title] => 'Method for manufacturing solid-state imaging device'
[patent_app_type] => utility
[patent_app_number] => 11/069672
[patent_app_country] => US
[patent_app_date] => 2005-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3478
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0196/20050196946.pdf
[firstpage_image] =>[orig_patent_app_number] => 11069672
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/069672 | Method for manufacturing solid-state imaging device | Feb 28, 2005 | Abandoned |
Array
(
[id] => 555243
[patent_doc_number] => 07468284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-23
[patent_title] => 'Method of bonding substrates'
[patent_app_type] => utility
[patent_app_number] => 11/066161
[patent_app_country] => US
[patent_app_date] => 2005-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 32
[patent_no_of_words] => 10970
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/468/07468284.pdf
[firstpage_image] =>[orig_patent_app_number] => 11066161
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/066161 | Method of bonding substrates | Feb 27, 2005 | Issued |
Array
(
[id] => 5672644
[patent_doc_number] => 20060177999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-10
[patent_title] => 'Microelectronic workpieces and methods for forming interconnects in microelectronic workpieces'
[patent_app_type] => utility
[patent_app_number] => 11/056211
[patent_app_country] => US
[patent_app_date] => 2005-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4254
[patent_no_of_claims] => 64
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20060177999.pdf
[firstpage_image] =>[orig_patent_app_number] => 11056211
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/056211 | Microelectronic workpieces and methods for forming interconnects in microelectronic workpieces | Feb 9, 2005 | Abandoned |
Array
(
[id] => 7074849
[patent_doc_number] => 20050148117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-07
[patent_title] => 'Method for fabricating a flash-preventing window ball grid array semiconductor package'
[patent_app_type] => utility
[patent_app_number] => 11/051172
[patent_app_country] => US
[patent_app_date] => 2005-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4146
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20050148117.pdf
[firstpage_image] =>[orig_patent_app_number] => 11051172
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/051172 | Method for fabricating a flash-preventing window ball grid array semiconductor package | Feb 2, 2005 | Abandoned |
Array
(
[id] => 7033748
[patent_doc_number] => 20050032258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-10
[patent_title] => 'Wiring substrate, process for manufacturing the wiring substrate, and carrier sheet for green sheet used in the manufacturing process'
[patent_app_type] => utility
[patent_app_number] => 10/854435
[patent_app_country] => US
[patent_app_date] => 2004-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8492
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20050032258.pdf
[firstpage_image] =>[orig_patent_app_number] => 10854435
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/854435 | Wiring substrate, process for manufacturing the wiring substrate, and carrier sheet for green sheet used in the manufacturing process | May 26, 2004 | Abandoned |