Granvill D. Lee

Array ( [id] => 1467039 [patent_doc_number] => 06458687 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Method for forming conductive structures' [patent_app_type] => B1 [patent_app_number] => 09/638227 [patent_app_country] => US [patent_app_date] => 2000-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 15 [patent_no_of_words] => 9322 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/458/06458687.pdf [firstpage_image] =>[orig_patent_app_number] => 09638227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1580909 [patent_doc_number] => 06423555 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'System for determining overlay error' [patent_app_type] => B1 [patent_app_number] => 09/633441 [patent_app_country] => US [patent_app_date] => 2000-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 4897 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/423/06423555.pdf [firstpage_image] =>[orig_patent_app_number] => 09633441 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1297602 [patent_doc_number] => 06627548 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-30 [patent_title] => 'Process for treating semiconductor substrates' [patent_app_type] => B1 [patent_app_number] => 09/617500 [patent_app_country] => US [patent_app_date] => 2000-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2728 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/627/06627548.pdf [firstpage_image] =>[orig_patent_app_number] => 09617500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1542812 [patent_doc_number] => 06372661 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Method to improve the crack resistance of CVD low-k dielectric constant material' [patent_app_type] => B1 [patent_app_number] => 09/617011 [patent_app_country] => US [patent_app_date] => 2000-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4164 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/372/06372661.pdf [firstpage_image] =>[orig_patent_app_number] => 09617011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1245731 [patent_doc_number] => 06677225 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-13 [patent_title] => 'System and method for constraining totally released microcomponents' [patent_app_type] => B1 [patent_app_number] => 09/616500 [patent_app_country] => US [patent_app_date] => 2000-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 21 [patent_no_of_words] => 8485 [patent_no_of_claims] => 67 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/677/06677225.pdf [firstpage_image] =>[orig_patent_app_number] => 09616500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1467097 [patent_doc_number] => 06458717 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Methods of forming ultra-thin buffer oxide layers for gate dielectrics' [patent_app_type] => B1 [patent_app_number] => 09/615810 [patent_app_country] => US [patent_app_date] => 2000-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2132 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/458/06458717.pdf [firstpage_image] =>[orig_patent_app_number] => 09615810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1417662 [patent_doc_number] => 06514785 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-04 [patent_title] => 'CMOS image sensor n-type pin-diode structure' [patent_app_type] => B1 [patent_app_number] => 09/590125 [patent_app_country] => US [patent_app_date] => 2000-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2151 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/514/06514785.pdf [firstpage_image] =>[orig_patent_app_number] => 09590125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1034431 [patent_doc_number] => 06875640 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-04-05 [patent_title] => 'Stereolithographic methods for forming a protective layer on a semiconductor device substrate and substrates including protective layers so formed' [patent_app_type] => utility [patent_app_number] => 09/589841 [patent_app_country] => US [patent_app_date] => 2000-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 8768 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/875/06875640.pdf [firstpage_image] =>[orig_patent_app_number] => 09589841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1517301 [patent_doc_number] => 06500737 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-31 [patent_title] => 'System and method for providing defect free rapid thermal processing' [patent_app_type] => B1 [patent_app_number] => 09/589851 [patent_app_country] => US [patent_app_date] => 2000-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 20 [patent_no_of_words] => 4367 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/500/06500737.pdf [firstpage_image] =>[orig_patent_app_number] => 09589851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1559699 [patent_doc_number] => 06436764 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-20 [patent_title] => 'Method for manufacturing a flash memory with split gate cells' [patent_app_type] => B1 [patent_app_number] => 09/590721 [patent_app_country] => US [patent_app_date] => 2000-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 1870 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/436/06436764.pdf [firstpage_image] =>[orig_patent_app_number] => 09590721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4405071 [patent_doc_number] => 06271114 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'System for adjusting the size of conductive lines based upon the contact size' [patent_app_type] => 1 [patent_app_number] => 9/587809 [patent_app_country] => US [patent_app_date] => 2000-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3853 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271114.pdf [firstpage_image] =>[orig_patent_app_number] => 587809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1495060 [patent_doc_number] => 06403475 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Fabrication method for semiconductor integrated device' [patent_app_type] => B1 [patent_app_number] => 09/588082 [patent_app_country] => US [patent_app_date] => 2000-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 33 [patent_no_of_words] => 11885 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/403/06403475.pdf [firstpage_image] =>[orig_patent_app_number] => 09588082 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645736 [patent_doc_number] => 06472233 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-29 [patent_title] => 'MOSFET test structure for capacitance-voltage measurements' [patent_app_type] => B1 [patent_app_number] => 09/586960 [patent_app_country] => US [patent_app_date] => 2000-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3257 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 7 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/472/06472233.pdf [firstpage_image] =>[orig_patent_app_number] => 09586960 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1379023 [patent_doc_number] => 06555440 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-29 [patent_title] => 'Process for fabricating a top side pitted diode device' [patent_app_type] => B1 [patent_app_number] => 09/587720 [patent_app_country] => US [patent_app_date] => 2000-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 18 [patent_no_of_words] => 5923 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/555/06555440.pdf [firstpage_image] =>[orig_patent_app_number] => 09587720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4324502 [patent_doc_number] => 06329231 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Distributed constant circuit with active element' [patent_app_type] => 1 [patent_app_number] => 9/579271 [patent_app_country] => US [patent_app_date] => 2000-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 32 [patent_no_of_words] => 9035 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/329/06329231.pdf [firstpage_image] =>[orig_patent_app_number] => 579271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1477557 [patent_doc_number] => 06344365 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-05 [patent_title] => 'Arc coating on mask quartz plate to avoid alignment error on stepper or scanner' [patent_app_type] => B1 [patent_app_number] => 09/578411 [patent_app_country] => US [patent_app_date] => 2000-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2533 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/344/06344365.pdf [firstpage_image] =>[orig_patent_app_number] => 09578411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7640261 [patent_doc_number] => 06395653 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Semiconductor wafer with crystal lattice defects, and process for producing this wafer' [patent_app_type] => B1 [patent_app_number] => 09/575281 [patent_app_country] => US [patent_app_date] => 2000-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 10 [patent_no_of_words] => 2400 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/395/06395653.pdf [firstpage_image] =>[orig_patent_app_number] => 09575281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354534 [patent_doc_number] => 06576523 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-10 [patent_title] => 'Layered product, capacitor and a method for producing the layered product' [patent_app_type] => B1 [patent_app_number] => 09/554161 [patent_app_country] => US [patent_app_date] => 2000-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 35 [patent_no_of_words] => 25930 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/576/06576523.pdf [firstpage_image] =>[orig_patent_app_number] => 09554161 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1396098 [patent_doc_number] => 06531335 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-11 [patent_title] => 'Interposers including upwardly protruding dams, semiconductor device assemblies including the interposers, and methods' [patent_app_type] => B1 [patent_app_number] => 09/560970 [patent_app_country] => US [patent_app_date] => 2000-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 20 [patent_no_of_words] => 11169 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/531/06531335.pdf [firstpage_image] =>[orig_patent_app_number] => 09560970 [rel_patent_id] =>[rel_patent_doc_number] =>)