
Gregory John Binda
Examiner (ID: 8769, Phone: (571)272-7077 , Office: P/3679 )
| Most Active Art Unit | 3679 |
| Art Unit(s) | 3679, 3629, 3626 |
| Total Applications | 3008 |
| Issued Applications | 2314 |
| Pending Applications | 175 |
| Abandoned Applications | 558 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18402266
[patent_doc_number] => 11664417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => III-N metal-insulator-semiconductor field effect transistors with multiple gate dielectric materials
[patent_app_type] => utility
[patent_app_number] => 16/130911
[patent_app_country] => US
[patent_app_date] => 2018-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 9824
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16130911
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/130911 | III-N metal-insulator-semiconductor field effect transistors with multiple gate dielectric materials | Sep 12, 2018 | Issued |
Array
(
[id] => 16241548
[patent_doc_number] => 20200258782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => INTEGRATED CIRCUIT CHIP AND MANUFACTURING METHOD THEREFOR, AND GATE DRIVE CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/643170
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4598
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16643170
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/643170 | Integrated circuit chip and manufacturing method therefor, and gate drive circuit | Aug 30, 2018 | Issued |
Array
(
[id] => 16502466
[patent_doc_number] => 10867860
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Methods of forming FinFET device
[patent_app_type] => utility
[patent_app_number] => 16/118087
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 32
[patent_no_of_words] => 8792
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118087
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118087 | Methods of forming FinFET device | Aug 29, 2018 | Issued |
Array
(
[id] => 15332113
[patent_doc_number] => 20200006386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => Bulk Semiconductor Substrate Configured to Exhibit Semiconductor-on-Insulator Behavior
[patent_app_type] => utility
[patent_app_number] => 16/118098
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13045
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118098
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118098 | Bulk semiconductor substrate configured to exhibit semiconductor-on-insulator behavior | Aug 29, 2018 | Issued |
Array
(
[id] => 13996717
[patent_doc_number] => 20190067516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/118063
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118063
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118063 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Aug 29, 2018 | Abandoned |
Array
(
[id] => 16637964
[patent_doc_number] => 10916479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-09
[patent_title] => Fabrication method for fin-based semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/118010
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5367
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118010
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118010 | Fabrication method for fin-based semiconductor device | Aug 29, 2018 | Issued |
Array
(
[id] => 16911528
[patent_doc_number] => 11043578
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-22
[patent_title] => Nanowire stack GAA device with inner spacer
[patent_app_type] => utility
[patent_app_number] => 16/118143
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 7279
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118143
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118143 | Nanowire stack GAA device with inner spacer | Aug 29, 2018 | Issued |
Array
(
[id] => 13996591
[patent_doc_number] => 20190067453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => METHODS OF FORMING SEMICONDUCTOR STRUCTURES COMPRISING THIN FILM TRANSISTORS INCLUDING OXIDE SEMICONDUCTORS
[patent_app_type] => utility
[patent_app_number] => 16/114614
[patent_app_country] => US
[patent_app_date] => 2018-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7849
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16114614
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/114614 | Methods of forming semiconductor structures comprising thin film transistors including oxide semiconductors | Aug 27, 2018 | Issued |
Array
(
[id] => 16148097
[patent_doc_number] => 10707125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => Fabrication of contacts in an RF switch having a phase-change material (PCM) and a heating element
[patent_app_type] => utility
[patent_app_number] => 16/114106
[patent_app_country] => US
[patent_app_date] => 2018-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 42
[patent_no_of_words] => 11858
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16114106
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/114106 | Fabrication of contacts in an RF switch having a phase-change material (PCM) and a heating element | Aug 26, 2018 | Issued |
Array
(
[id] => 15564203
[patent_doc_number] => 20200066513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => Methods of Forming Crystalline Semiconductor Material, and Methods of Forming Transistors
[patent_app_type] => utility
[patent_app_number] => 16/112410
[patent_app_country] => US
[patent_app_date] => 2018-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6236
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -46
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16112410
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/112410 | Methods of forming crystalline semiconductor material, and methods of forming transistors | Aug 23, 2018 | Issued |
Array
(
[id] => 14381809
[patent_doc_number] => 20190164817
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => Contact Plugs for Semiconductor Device and Method of Forming Same
[patent_app_type] => utility
[patent_app_number] => 16/112122
[patent_app_country] => US
[patent_app_date] => 2018-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13920
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16112122
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/112122 | Method of forming contact plugs for semiconductor device | Aug 23, 2018 | Issued |
Array
(
[id] => 13963189
[patent_doc_number] => 20190057939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-21
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/059331
[patent_app_country] => US
[patent_app_date] => 2018-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12018
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16059331
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/059331 | Method of manufacturing semiconductor device | Aug 8, 2018 | Issued |
Array
(
[id] => 13936529
[patent_doc_number] => 20190051780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-14
[patent_title] => PACKAGING METHOD FOR PHOTOVOLTAIC MODULE
[patent_app_type] => utility
[patent_app_number] => 16/059464
[patent_app_country] => US
[patent_app_date] => 2018-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4606
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16059464
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/059464 | PACKAGING METHOD FOR PHOTOVOLTAIC MODULE | Aug 8, 2018 | Abandoned |
Array
(
[id] => 14188291
[patent_doc_number] => 20190113851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => MASK AND FABRICATION METHOD THEREOF, DISPLAY PANEL AND TOUCH PANEL
[patent_app_type] => utility
[patent_app_number] => 16/059481
[patent_app_country] => US
[patent_app_date] => 2018-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8609
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16059481
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/059481 | Mask and fabrication method thereof, display panel and touch panel | Aug 8, 2018 | Issued |
Array
(
[id] => 15442787
[patent_doc_number] => 20200035577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => PACKAGED INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/046849
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2866
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046849
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046849 | PACKAGED INTEGRATED CIRCUIT | Jul 25, 2018 | Abandoned |
Array
(
[id] => 13878705
[patent_doc_number] => 20190035693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/046799
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046799
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046799 | Method for making semiconductor structure having MIS contact | Jul 25, 2018 | Issued |
Array
(
[id] => 16339335
[patent_doc_number] => 10790304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => Integrated assemblies comprising ferroelectric transistors and non-ferroelectric transistors
[patent_app_type] => utility
[patent_app_number] => 16/046803
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 8170
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046803
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046803 | Integrated assemblies comprising ferroelectric transistors and non-ferroelectric transistors | Jul 25, 2018 | Issued |
Array
(
[id] => 16432937
[patent_doc_number] => 10833034
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 16/046739
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 25
[patent_no_of_words] => 6103
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046739
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046739 | Semiconductor package | Jul 25, 2018 | Issued |
Array
(
[id] => 15792037
[patent_doc_number] => 10629751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Nanowire transistor structure and nanowire inverter structure
[patent_app_type] => utility
[patent_app_number] => 16/046961
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 4866
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046961
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046961 | Nanowire transistor structure and nanowire inverter structure | Jul 25, 2018 | Issued |
Array
(
[id] => 15443357
[patent_doc_number] => 20200035862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => LIGHT-EMITTING DEVICE WITH OPTICAL POWER READOUT
[patent_app_type] => utility
[patent_app_number] => 16/046917
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6508
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046917
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046917 | LIGHT-EMITTING DEVICE WITH OPTICAL POWER READOUT | Jul 25, 2018 | Abandoned |