
Gustavo G. Ramallo
Examiner (ID: 486, Phone: (571)272-9227 , Office: P/2819 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2826, 2812, 2819 |
| Total Applications | 699 |
| Issued Applications | 602 |
| Pending Applications | 85 |
| Abandoned Applications | 28 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18318860
[patent_doc_number] => 20230116988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => Metal-Containing Structures, and Methods of Treating Metal-Containing Material to Increase Grain Size and/or Reduce Contaminant Concentration
[patent_app_type] => utility
[patent_app_number] => 18/083431
[patent_app_country] => US
[patent_app_date] => 2022-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7278
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18083431
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/083431 | Metal-containing structures, and methods of treating metal-containing material to increase grain size and/or reduce contaminant concentration | Dec 15, 2022 | Issued |
Array
(
[id] => 20821928
[patent_doc_number] => 12677416
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-07
[patent_title] => Semiconductor memory device with reduced stepped area
[patent_app_type] => utility
[patent_app_number] => 18/081040
[patent_app_country] => US
[patent_app_date] => 2022-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 6609
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18081040
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/081040 | Semiconductor memory device with reduced stepped area | Dec 13, 2022 | Issued |
Array
(
[id] => 18475538
[patent_doc_number] => 20230209826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/080325
[patent_app_country] => US
[patent_app_date] => 2022-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14290
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18080325
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/080325 | THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME | Dec 12, 2022 | Pending |
Array
(
[id] => 19913768
[patent_doc_number] => 12290003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-29
[patent_title] => Conductive structure connection with interconnect structure
[patent_app_type] => utility
[patent_app_number] => 18/079043
[patent_app_country] => US
[patent_app_date] => 2022-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 2264
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18079043
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/079043 | Conductive structure connection with interconnect structure | Dec 11, 2022 | Issued |
Array
(
[id] => 18282671
[patent_doc_number] => 20230098143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => THREE-DIMENSIONAL NAND MEMORY DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/075487
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075487
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075487 | Three-dimensional NAND memory device with reduced resistance-capacitance delay | Dec 5, 2022 | Issued |
Array
(
[id] => 19945343
[patent_doc_number] => 12317493
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-27
[patent_title] => Methods of forming 3D NAND structures with decreased pitch
[patent_app_type] => utility
[patent_app_number] => 17/994936
[patent_app_country] => US
[patent_app_date] => 2022-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17994936
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/994936 | Methods of forming 3D NAND structures with decreased pitch | Nov 27, 2022 | Issued |
Array
(
[id] => 19208004
[patent_doc_number] => 20240179903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/993997
[patent_app_country] => US
[patent_app_date] => 2022-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5639
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17993997
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/993997 | Memory device with increased density and method of fabricating the same | Nov 24, 2022 | Issued |
Array
(
[id] => 20390815
[patent_doc_number] => 12490565
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-02
[patent_title] => Multi-LED structures with single current and voltage supplies
[patent_app_type] => utility
[patent_app_number] => 17/991337
[patent_app_country] => US
[patent_app_date] => 2022-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 53
[patent_no_of_words] => 11909
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17991337
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/991337 | Multi-LED structures with single current and voltage supplies | Nov 20, 2022 | Issued |
Array
(
[id] => 18257334
[patent_doc_number] => 20230084374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/990148
[patent_app_country] => US
[patent_app_date] => 2022-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13369
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17990148
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/990148 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Nov 17, 2022 | Pending |
Array
(
[id] => 18381931
[patent_doc_number] => 20230157022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => VERTICAL NONVOLATILE MEMORY DEVICE INCLUDING MEMORY CELL STRINGS
[patent_app_type] => utility
[patent_app_number] => 17/986371
[patent_app_country] => US
[patent_app_date] => 2022-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8925
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17986371
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/986371 | Vertical nonvolatile memory device including gate electrodes with metal-doped graphene | Nov 13, 2022 | Issued |
Array
(
[id] => 18791174
[patent_doc_number] => 20230380168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD OF THE SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/978319
[patent_app_country] => US
[patent_app_date] => 2022-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7709
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17978319
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/978319 | SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD OF THE SEMICONDUCTOR MEMORY DEVICE | Oct 31, 2022 | Pending |
Array
(
[id] => 18490305
[patent_doc_number] => 20230217659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-06
[patent_title] => SEMICONDUCTOR MEMORY DEVICE, METHOD FOR FABRICATING THE SAME AND ELECTRONIC SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/051763
[patent_app_country] => US
[patent_app_date] => 2022-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18051763
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/051763 | Semiconductor memory device with mesh support structure | Oct 31, 2022 | Issued |
Array
(
[id] => 19308755
[patent_doc_number] => 20240237338
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => THREE-DIMENSIONAL NAND MEMORY DEVICE AND FABRICATION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/971777
[patent_app_country] => US
[patent_app_date] => 2022-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17971777
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/971777 | THREE-DIMENSIONAL NAND MEMORY DEVICE AND FABRICATION METHOD | Oct 23, 2022 | Pending |
Array
(
[id] => 19308755
[patent_doc_number] => 20240237338
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => THREE-DIMENSIONAL NAND MEMORY DEVICE AND FABRICATION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/971777
[patent_app_country] => US
[patent_app_date] => 2022-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17971777
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/971777 | THREE-DIMENSIONAL NAND MEMORY DEVICE AND FABRICATION METHOD | Oct 22, 2022 | Pending |
Array
(
[id] => 18475537
[patent_doc_number] => 20230209825
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/047109
[patent_app_country] => US
[patent_app_date] => 2022-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7272
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18047109
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/047109 | Method of manufacturing semiconductor device comprising doping element in the charge storage layer | Oct 16, 2022 | Issued |
Array
(
[id] => 20259092
[patent_doc_number] => 12431457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Electromagnetic shields with bonding wires for sub-modules
[patent_app_type] => utility
[patent_app_number] => 18/046756
[patent_app_country] => US
[patent_app_date] => 2022-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 3448
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18046756
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/046756 | Electromagnetic shields with bonding wires for sub-modules | Oct 13, 2022 | Issued |
Array
(
[id] => 18159177
[patent_doc_number] => 20230025769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => PIXEL STRUCTURE, DISPLAY APPARATUS INCLUDING THE PIXEL STRUCTURE, AND METHOD OF MANUFACTURING THE PIXEL STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/936842
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9325
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17936842
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/936842 | PIXEL STRUCTURE, DISPLAY APPARATUS INCLUDING THE PIXEL STRUCTURE, AND METHOD OF MANUFACTURING THE PIXEL STRUCTURE | Sep 28, 2022 | Issued |
Array
(
[id] => 19688335
[patent_doc_number] => 20250006880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => SEMICONDUCTOR LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/707606
[patent_app_country] => US
[patent_app_date] => 2022-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18707606
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/707606 | SEMICONDUCTOR LIGHT-EMITTING DEVICE | Sep 20, 2022 | Pending |
Array
(
[id] => 20319183
[patent_doc_number] => 12457744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Three-dimensional memory device and method of making thereof using selective metal nitride deposition on dielectric metal oxide blocking dielectric
[patent_app_type] => utility
[patent_app_number] => 17/932942
[patent_app_country] => US
[patent_app_date] => 2022-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 55
[patent_no_of_words] => 11967
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932942
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932942 | Three-dimensional memory device and method of making thereof using selective metal nitride deposition on dielectric metal oxide blocking dielectric | Sep 15, 2022 | Issued |
Array
(
[id] => 18113079
[patent_doc_number] => 20230005959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICES WITH DRAIN-SELECT-GATE CUT STRUCTURES AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/943172
[patent_app_country] => US
[patent_app_date] => 2022-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14075
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17943172
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/943172 | Three-dimensional memory devices with drain-select-gate cut structures and methods for forming the same | Sep 11, 2022 | Issued |