Ha Tran Nguyen

Array ( [id] => 3012142 [patent_doc_number] => 05359715 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-25 [patent_title] => 'Architectures for computer systems having multiple processors, multiple system buses and multiple I/O buses interfaced via multiple ported interfaces' [patent_app_type] => 1 [patent_app_number] => 7/760786 [patent_app_country] => US [patent_app_date] => 1991-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 8167 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/359/05359715.pdf [firstpage_image] =>[orig_patent_app_number] => 760786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3027753 [patent_doc_number] => 05309563 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-03 [patent_title] => 'Computer implemented method for transferring command messages between a system manager for a computer system and a network operating system associated therewith' [patent_app_type] => 1 [patent_app_number] => 7/756488 [patent_app_country] => US [patent_app_date] => 1991-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 14906 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 369 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/309/05309563.pdf [firstpage_image] =>[orig_patent_app_number] => 756488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3466748 [patent_doc_number] => 05452424 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-19 [patent_title] => 'Work station and method for serially providing configuration data to functional units contained therein' [patent_app_type] => 1 [patent_app_number] => 7/752814 [patent_app_country] => US [patent_app_date] => 1991-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 3356 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/452/05452424.pdf [firstpage_image] =>[orig_patent_app_number] => 752814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3024359 [patent_doc_number] => 05276848 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-04 [patent_title] => 'Shared two level cache including apparatus for maintaining storage consistency' [patent_app_type] => 1 [patent_app_number] => 7/750430 [patent_app_country] => US [patent_app_date] => 1991-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 77618 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 499 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/276/05276848.pdf [firstpage_image] =>[orig_patent_app_number] => 750430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032392 [patent_doc_number] => 05303345 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-12 [patent_title] => 'Method for controlling data sending and receiving operations of a microprocessor' [patent_app_type] => 1 [patent_app_number] => 7/735900 [patent_app_country] => US [patent_app_date] => 1991-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 1352 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/303/05303345.pdf [firstpage_image] =>[orig_patent_app_number] => 735900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2989179 [patent_doc_number] => 05226170 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-07-06 [patent_title] => 'Interface between processor and special instruction processor in digital data processing system' [patent_app_type] => 1 [patent_app_number] => 7/732338 [patent_app_country] => US [patent_app_date] => 1991-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 21459 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/226/05226170.pdf [firstpage_image] =>[orig_patent_app_number] => 732338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122793 [patent_doc_number] => 05408658 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'Self-scheduling parallel computer system and method' [patent_app_type] => 1 [patent_app_number] => 7/730365 [patent_app_country] => US [patent_app_date] => 1991-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 23 [patent_no_of_words] => 16233 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/408/05408658.pdf [firstpage_image] =>[orig_patent_app_number] => 730365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2908520 [patent_doc_number] => 05241677 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-31 [patent_title] => 'Multiprocessor system and a method of load balancing thereof' [patent_app_type] => 1 [patent_app_number] => 7/710280 [patent_app_country] => US [patent_app_date] => 1991-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 10356 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/241/05241677.pdf [firstpage_image] =>[orig_patent_app_number] => 710280 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3067170 [patent_doc_number] => 05345567 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-06 [patent_title] => 'System and method for modifying program status word system mask, system access key, and address space code with overlap enabled' [patent_app_type] => 1 [patent_app_number] => 7/712285 [patent_app_country] => US [patent_app_date] => 1991-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4574 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 289 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/345/05345567.pdf [firstpage_image] =>[orig_patent_app_number] => 712285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3079325 [patent_doc_number] => 05353417 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-04 [patent_title] => 'Personal computer with bus interface controller coupled directly with local processor and input/output data buses and for anticipating memory control changes on arbitration for bus access' [patent_app_type] => 1 [patent_app_number] => 7/706534 [patent_app_country] => US [patent_app_date] => 1991-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4029 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 304 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/353/05353417.pdf [firstpage_image] =>[orig_patent_app_number] => 706534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2818452 [patent_doc_number] => 05148544 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-15 [patent_title] => 'Apparatus and method for control of asynchronous program interrupt events in a data processing system' [patent_app_type] => 1 [patent_app_number] => 7/704710 [patent_app_country] => US [patent_app_date] => 1991-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4821 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/148/05148544.pdf [firstpage_image] =>[orig_patent_app_number] => 704710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2880075 [patent_doc_number] => 05162993 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-10 [patent_title] => 'Word processing apparatus' [patent_app_type] => 1 [patent_app_number] => 7/698322 [patent_app_country] => US [patent_app_date] => 1991-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 23 [patent_no_of_words] => 8269 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/162/05162993.pdf [firstpage_image] =>[orig_patent_app_number] => 698322 [rel_patent_id] =>[rel_patent_doc_number] =>)