Hai H Huynh

Array ( [id] => 3129059 [patent_doc_number] => 05410681 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'Interpreter for performing remote testing of computer systems' [patent_app_type] => 1 [patent_app_number] => 8/284196 [patent_app_country] => US [patent_app_date] => 1994-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 18674 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410681.pdf [firstpage_image] =>[orig_patent_app_number] => 284196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3595356 [patent_doc_number] => 05581707 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-03 [patent_title] => 'System for wireless collection of data from a plurality of remote data collection units such as portable bar code readers' [patent_app_type] => 1 [patent_app_number] => 8/281501 [patent_app_country] => US [patent_app_date] => 1994-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5626 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/581/05581707.pdf [firstpage_image] =>[orig_patent_app_number] => 281501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3433625 [patent_doc_number] => 05390329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-14 [patent_title] => 'Responding to service requests using minimal system-side context in a multiprocessor environment' [patent_app_type] => 1 [patent_app_number] => 8/277776 [patent_app_country] => US [patent_app_date] => 1994-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4700 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/390/05390329.pdf [firstpage_image] =>[orig_patent_app_number] => 277776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3818217 [patent_doc_number] => 05854907 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-29 [patent_title] => 'Microcomputer for digital signal processing having on-chip memory and external memory access' [patent_app_type] => 1 [patent_app_number] => 8/272729 [patent_app_country] => US [patent_app_date] => 1994-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 31 [patent_no_of_words] => 22693 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 258 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/854/05854907.pdf [firstpage_image] =>[orig_patent_app_number] => 272729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3123041 [patent_doc_number] => 05408669 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'Computer system for sensing a cable-connected peripheral and for supplying power thereto' [patent_app_type] => 1 [patent_app_number] => 8/271208 [patent_app_country] => US [patent_app_date] => 1994-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 18 [patent_no_of_words] => 3496 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/408/05408669.pdf [firstpage_image] =>[orig_patent_app_number] => 271208 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3433484 [patent_doc_number] => 05390321 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-14 [patent_title] => 'General purpose parallel port interface' [patent_app_type] => 1 [patent_app_number] => 8/269567 [patent_app_country] => US [patent_app_date] => 1994-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4517 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/390/05390321.pdf [firstpage_image] =>[orig_patent_app_number] => 269567 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3458446 [patent_doc_number] => 05421010 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-30 [patent_title] => 'Circuit and a method for selecting the kappa greatest data in a data sequence' [patent_app_type] => 1 [patent_app_number] => 8/267293 [patent_app_country] => US [patent_app_date] => 1994-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 20 [patent_no_of_words] => 5994 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/421/05421010.pdf [firstpage_image] =>[orig_patent_app_number] => 267293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3527076 [patent_doc_number] => 05487153 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-23 [patent_title] => 'Neural network sequencer and interface apparatus' [patent_app_type] => 1 [patent_app_number] => 8/267005 [patent_app_country] => US [patent_app_date] => 1994-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 13256 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/487/05487153.pdf [firstpage_image] =>[orig_patent_app_number] => 267005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3565972 [patent_doc_number] => 05574872 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-12 [patent_title] => 'Method and apparatus for controlling the saving of pipelines in pipelined processors during trap handling' [patent_app_type] => 1 [patent_app_number] => 8/265495 [patent_app_country] => US [patent_app_date] => 1994-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4145 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/574/05574872.pdf [firstpage_image] =>[orig_patent_app_number] => 265495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3681605 [patent_doc_number] => 05600808 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Processing method by which continuous operation of communication control program is obtained' [patent_app_type] => 1 [patent_app_number] => 8/257575 [patent_app_country] => US [patent_app_date] => 1994-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3964 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/600/05600808.pdf [firstpage_image] =>[orig_patent_app_number] => 257575 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3465983 [patent_doc_number] => 05379444 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Array of one-bit processors each having only one bit of memory' [patent_app_type] => 1 [patent_app_number] => 8/255294 [patent_app_country] => US [patent_app_date] => 1994-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 18 [patent_no_of_words] => 4288 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379444.pdf [firstpage_image] =>[orig_patent_app_number] => 255294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3646400 [patent_doc_number] => 05632023 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-20 [patent_title] => 'Superscalar microprocessor including flag operand renaming and forwarding apparatus' [patent_app_type] => 1 [patent_app_number] => 8/252029 [patent_app_country] => US [patent_app_date] => 1994-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 21330 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/632/05632023.pdf [firstpage_image] =>[orig_patent_app_number] => 252029 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3521776 [patent_doc_number] => 05588137 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-24 [patent_title] => 'Data flow control apparatus and memory apparatus' [patent_app_type] => 1 [patent_app_number] => 8/251290 [patent_app_country] => US [patent_app_date] => 1994-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 51 [patent_no_of_words] => 23379 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 244 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/588/05588137.pdf [firstpage_image] =>[orig_patent_app_number] => 251290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3120278 [patent_doc_number] => 05418915 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-23 [patent_title] => 'Arithmetic unit for SIMD type parallel computer' [patent_app_type] => 1 [patent_app_number] => 8/251651 [patent_app_country] => US [patent_app_date] => 1994-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 7660 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/418/05418915.pdf [firstpage_image] =>[orig_patent_app_number] => 251651 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3636611 [patent_doc_number] => 05613161 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Method and apparatus for preemptable multiplexing of connections to input/out devices' [patent_app_type] => 1 [patent_app_number] => 8/239326 [patent_app_country] => US [patent_app_date] => 1994-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6348 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/613/05613161.pdf [firstpage_image] =>[orig_patent_app_number] => 239326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3500928 [patent_doc_number] => 05475855 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-12 [patent_title] => 'Pipelined computer with half machine cycle alternating write control for avoiding usage conflicts in general registers' [patent_app_type] => 1 [patent_app_number] => 8/238340 [patent_app_country] => US [patent_app_date] => 1994-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3160 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 290 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/475/05475855.pdf [firstpage_image] =>[orig_patent_app_number] => 238340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3670917 [patent_doc_number] => 05627972 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-06 [patent_title] => 'System for selectively converting a plurality of source data structures without an intermediary structure into a plurality of selected target structures' [patent_app_type] => 1 [patent_app_number] => 8/238612 [patent_app_country] => US [patent_app_date] => 1994-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 5043 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/627/05627972.pdf [firstpage_image] =>[orig_patent_app_number] => 238612 [rel_patent_id] =>[rel_patent_doc_number] =>)