Search

Hai H Huynh

Examiner (ID: 17331, Phone: (571)272-4844 , Office: P/3747 )

Most Active Art Unit
3747
Art Unit(s)
3747, 3741
Total Applications
2951
Issued Applications
2659
Pending Applications
119
Abandoned Applications
173

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 3537043 [patent_doc_number] => 05504864 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-02 [patent_title] => 'Low power-consumption interface apparatus and method for transferring data between a hand-held computer and a desk top computer' [patent_app_type] => 1 [patent_app_number] => 8/235000 [patent_app_country] => US [patent_app_date] => 1994-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3937 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/504/05504864.pdf [firstpage_image] =>[orig_patent_app_number] => 235000 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/235000
Low power-consumption interface apparatus and method for transferring data between a hand-held computer and a desk top computer Apr 28, 1994 Issued
Array ( [id] => 3015869 [patent_doc_number] => 05371879 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-06 [patent_title] => 'Apparatus and method for testing of new operating systems through priviledged instruction trapping' [patent_app_type] => 1 [patent_app_number] => 8/233222 [patent_app_country] => US [patent_app_date] => 1994-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2847 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/371/05371879.pdf [firstpage_image] =>[orig_patent_app_number] => 233222 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/233222
Apparatus and method for testing of new operating systems through priviledged instruction trapping Apr 25, 1994 Issued
Array ( [id] => 3681593 [patent_doc_number] => 05600807 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Programmable controller capable of updating a user program during operation by switching between user program memories' [patent_app_type] => 1 [patent_app_number] => 8/231642 [patent_app_country] => US [patent_app_date] => 1994-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2316 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/600/05600807.pdf [firstpage_image] =>[orig_patent_app_number] => 231642 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/231642
Programmable controller capable of updating a user program during operation by switching between user program memories Apr 21, 1994 Issued
Array ( [id] => 3433201 [patent_doc_number] => 05390303 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-14 [patent_title] => 'Communications system reconfigurable with reduced network configuration data' [patent_app_type] => 1 [patent_app_number] => 8/230231 [patent_app_country] => US [patent_app_date] => 1994-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 21 [patent_no_of_words] => 5087 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 265 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/390/05390303.pdf [firstpage_image] =>[orig_patent_app_number] => 230231 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/230231
Communications system reconfigurable with reduced network configuration data Apr 19, 1994 Issued
Array ( [id] => 3694390 [patent_doc_number] => 05634025 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-27 [patent_title] => 'Method and system for efficiently fetching variable-width instructions in a data processing system having multiple prefetch units' [patent_app_type] => 1 [patent_app_number] => 8/228973 [patent_app_country] => US [patent_app_date] => 1994-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 10460 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/634/05634025.pdf [firstpage_image] =>[orig_patent_app_number] => 228973 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/228973
Method and system for efficiently fetching variable-width instructions in a data processing system having multiple prefetch units Apr 17, 1994 Issued
Array ( [id] => 3497650 [patent_doc_number] => 05426765 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-20 [patent_title] => 'Multiprocessor cache abitration' [patent_app_type] => 1 [patent_app_number] => 8/227303 [patent_app_country] => US [patent_app_date] => 1994-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 6212 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/426/05426765.pdf [firstpage_image] =>[orig_patent_app_number] => 227303 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/227303
Multiprocessor cache abitration Apr 12, 1994 Issued
Array ( [id] => 4007840 [patent_doc_number] => 05892907 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-06 [patent_title] => 'Bypass SEND and RECEIVE optimizer method for VTAM processes' [patent_app_type] => 1 [patent_app_number] => 8/225158 [patent_app_country] => US [patent_app_date] => 1994-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 14142 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/892/05892907.pdf [firstpage_image] =>[orig_patent_app_number] => 225158 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/225158
Bypass SEND and RECEIVE optimizer method for VTAM processes Apr 7, 1994 Issued
Array ( [id] => 3668380 [patent_doc_number] => 05623700 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-22 [patent_title] => 'Interface circuit having zero latency buffer memory and cache memory information transfer' [patent_app_type] => 1 [patent_app_number] => 8/223874 [patent_app_country] => US [patent_app_date] => 1994-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5202 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/623/05623700.pdf [firstpage_image] =>[orig_patent_app_number] => 223874 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/223874
Interface circuit having zero latency buffer memory and cache memory information transfer Apr 5, 1994 Issued
Array ( [id] => 3530249 [patent_doc_number] => 05577216 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-19 [patent_title] => 'Controlling process for a controlling apparatus having a CPU and special function units' [patent_app_type] => 1 [patent_app_number] => 8/219874 [patent_app_country] => US [patent_app_date] => 1994-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 5678 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/577/05577216.pdf [firstpage_image] =>[orig_patent_app_number] => 219874 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/219874
Controlling process for a controlling apparatus having a CPU and special function units Mar 29, 1994 Issued
Array ( [id] => 3117719 [patent_doc_number] => 05448707 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-05 [patent_title] => 'Mechanism to protect data saved on a local register cache during inter-subsystem calls and returns' [patent_app_type] => 1 [patent_app_number] => 8/219408 [patent_app_country] => US [patent_app_date] => 1994-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3103 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/448/05448707.pdf [firstpage_image] =>[orig_patent_app_number] => 219408 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/219408
Mechanism to protect data saved on a local register cache during inter-subsystem calls and returns Mar 28, 1994 Issued
08/216696 METHOD AND APPARATUS FOR MONITORING THE STATUS OF NON-POLLABLE DEVICES IN A COMPUTER NETWORK Mar 22, 1994 Abandoned
Array ( [id] => 3466833 [patent_doc_number] => 05452430 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-19 [patent_title] => 'System and method for storing persistent and non-persistent queued data and for recovering the persistent data responsive to a system restart' [patent_app_type] => 1 [patent_app_number] => 8/216897 [patent_app_country] => US [patent_app_date] => 1994-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 5707 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/452/05452430.pdf [firstpage_image] =>[orig_patent_app_number] => 216897 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/216897
System and method for storing persistent and non-persistent queued data and for recovering the persistent data responsive to a system restart Mar 22, 1994 Issued
Array ( [id] => 4181052 [patent_doc_number] => 06129458 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-10 [patent_title] => 'Cache optimization method' [patent_app_type] => 1 [patent_app_number] => 8/216907 [patent_app_country] => US [patent_app_date] => 1994-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2346 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/129/06129458.pdf [firstpage_image] =>[orig_patent_app_number] => 216907 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/216907
Cache optimization method Mar 22, 1994 Issued
Array ( [id] => 3501649 [patent_doc_number] => 05537315 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-16 [patent_title] => 'Method and apparatus for issuing insurance from kiosk' [patent_app_type] => 1 [patent_app_number] => 8/216667 [patent_app_country] => US [patent_app_date] => 1994-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 4998 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/537/05537315.pdf [firstpage_image] =>[orig_patent_app_number] => 216667 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/216667
Method and apparatus for issuing insurance from kiosk Mar 22, 1994 Issued
08/212625 A PERIPHERAL PROCESSOR CARD FOR UPGRADING A COMPUTER Mar 13, 1994 Abandoned
Array ( [id] => 3526212 [patent_doc_number] => 05513324 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-30 [patent_title] => 'Method and apparatus using network variables in a multi-node network' [patent_app_type] => 1 [patent_app_number] => 8/207229 [patent_app_country] => US [patent_app_date] => 1994-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 11938 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/513/05513324.pdf [firstpage_image] =>[orig_patent_app_number] => 207229 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/207229
Method and apparatus using network variables in a multi-node network Mar 6, 1994 Issued
Array ( [id] => 3497355 [patent_doc_number] => 05426745 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-20 [patent_title] => 'Apparatus including a pair of neural networks having disparate functions cooperating to perform instruction recognition' [patent_app_type] => 1 [patent_app_number] => 8/206195 [patent_app_country] => US [patent_app_date] => 1994-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 30 [patent_no_of_words] => 11280 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/426/05426745.pdf [firstpage_image] =>[orig_patent_app_number] => 206195 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/206195
Apparatus including a pair of neural networks having disparate functions cooperating to perform instruction recognition Mar 2, 1994 Issued
Array ( [id] => 3563491 [patent_doc_number] => 05572645 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Buffer management policy for an on-demand video server' [patent_app_type] => 1 [patent_app_number] => 8/204038 [patent_app_country] => US [patent_app_date] => 1994-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 3593 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/572/05572645.pdf [firstpage_image] =>[orig_patent_app_number] => 204038 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/204038
Buffer management policy for an on-demand video server Feb 28, 1994 Issued
08/204759 METHOD AND APPARATUS FOR STATE RECOVERY FOLLOWING BRANCH MISPREDICTION IN AN OUT-OF-ORDER MICROPROCESSOR Feb 28, 1994 Abandoned
Array ( [id] => 3638287 [patent_doc_number] => 05608885 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-04 [patent_title] => 'Method for handling instructions from a branch prior to instruction decoding in a computer which executes variable-length instructions' [patent_app_type] => 1 [patent_app_number] => 8/205022 [patent_app_country] => US [patent_app_date] => 1994-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 7034 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/608/05608885.pdf [firstpage_image] =>[orig_patent_app_number] => 205022 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/205022
Method for handling instructions from a branch prior to instruction decoding in a computer which executes variable-length instructions Feb 28, 1994 Issued
Menu