Hai L Nguyen

Array ( [id] => 4806272 [patent_doc_number] => 20080169850 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-17 [patent_title] => 'PHASE-LOCKED LOOP CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/971304 [patent_app_country] => US [patent_app_date] => 2008-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2996 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20080169850.pdf [firstpage_image] =>[orig_patent_app_number] => 11971304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5579111 [patent_doc_number] => 20090174457 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-09 [patent_title] => 'IMPLEMENTING LOW POWER LEVEL SHIFTER FOR HIGH PERFORMANCE INTEGRATED CIRCUITS' [patent_app_type] => utility [patent_app_number] => 11/970624 [patent_app_country] => US [patent_app_date] => 2008-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3187 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20090174457.pdf [firstpage_image] =>[orig_patent_app_number] => 11970624 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4958395 [patent_doc_number] => 20080272819 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-06 [patent_title] => 'CLOCK RECEIVERS' [patent_app_type] => utility [patent_app_number] => 11/970987 [patent_app_country] => US [patent_app_date] => 2008-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4077 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0272/20080272819.pdf [firstpage_image] =>[orig_patent_app_number] => 11970987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4844103 [patent_doc_number] => 20080180511 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'THERMAL HEAD DRIVING CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/968261 [patent_app_country] => US [patent_app_date] => 2008-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3447 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20080180511.pdf [firstpage_image] =>[orig_patent_app_number] => 11968261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5334933 [patent_doc_number] => 20090051397 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-26 [patent_title] => 'Clock pulse generating circuit' [patent_app_type] => utility [patent_app_number] => 12/005511 [patent_app_country] => US [patent_app_date] => 2007-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3274 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20090051397.pdf [firstpage_image] =>[orig_patent_app_number] => 12005511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4696050 [patent_doc_number] => 20080218234 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-11 [patent_title] => ' LOW POWER FLIP-FLOP CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/965580 [patent_app_country] => US [patent_app_date] => 2007-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3322 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20080218234.pdf [firstpage_image] =>[orig_patent_app_number] => 11965580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5262782 [patent_doc_number] => 20090115467 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-07 [patent_title] => 'Semiconductor device and operation method thereof' [patent_app_type] => utility [patent_app_number] => 12/005515 [patent_app_country] => US [patent_app_date] => 2007-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4117 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20090115467.pdf [firstpage_image] =>[orig_patent_app_number] => 12005515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 143091 [patent_doc_number] => 07688120 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-30 [patent_title] => 'Output driver of semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/005562 [patent_app_country] => US [patent_app_date] => 2007-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5439 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/688/07688120.pdf [firstpage_image] =>[orig_patent_app_number] => 12005562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5432799 [patent_doc_number] => 20090167385 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-02 [patent_title] => 'PHASE LOCKED LOOP DEVICE AND CONTROL METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/964094 [patent_app_country] => US [patent_app_date] => 2007-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3366 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20090167385.pdf [firstpage_image] =>[orig_patent_app_number] => 11964094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5320499 [patent_doc_number] => 20090058489 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-05 [patent_title] => 'Spread spectrum clock generator' [patent_app_type] => utility [patent_app_number] => 12/005500 [patent_app_country] => US [patent_app_date] => 2007-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3664 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20090058489.pdf [firstpage_image] =>[orig_patent_app_number] => 12005500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4843755 [patent_doc_number] => 20080180163 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'Boosting charge pump circuit' [patent_app_type] => utility [patent_app_number] => 12/003325 [patent_app_country] => US [patent_app_date] => 2007-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11030 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20080180163.pdf [firstpage_image] =>[orig_patent_app_number] => 12003325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5499844 [patent_doc_number] => 20090160532 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'Charge pump circuit' [patent_app_type] => utility [patent_app_number] => 12/003255 [patent_app_country] => US [patent_app_date] => 2007-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3668 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0160/20090160532.pdf [firstpage_image] =>[orig_patent_app_number] => 12003255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 233345 [patent_doc_number] => 07598775 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-06 [patent_title] => 'Phase and frequency detector with zero static phase error' [patent_app_type] => utility [patent_app_number] => 12/004271 [patent_app_country] => US [patent_app_date] => 2007-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3851 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/598/07598775.pdf [firstpage_image] =>[orig_patent_app_number] => 12004271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 153297 [patent_doc_number] => 07679423 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-03-16 [patent_title] => 'Switch circuit for magnetic-induction interface' [patent_app_type] => utility [patent_app_number] => 12/006755 [patent_app_country] => US [patent_app_date] => 2007-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2636 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/679/07679423.pdf [firstpage_image] =>[orig_patent_app_number] => 12006755 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5543328 [patent_doc_number] => 20090153205 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'METHODS, DEVICES, AND SYSTEMS FOR A DELAY LOCKED LOOP HAVING A FREQUENCY DIVIDED FEEDBACK CLOCK' [patent_app_type] => utility [patent_app_number] => 11/959094 [patent_app_country] => US [patent_app_date] => 2007-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4743 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20090153205.pdf [firstpage_image] =>[orig_patent_app_number] => 11959094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4877218 [patent_doc_number] => 20080150601 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-26 [patent_title] => 'Clock duty changing apparatus' [patent_app_type] => utility [patent_app_number] => 12/000858 [patent_app_country] => US [patent_app_date] => 2007-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 13898 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0150/20080150601.pdf [firstpage_image] =>[orig_patent_app_number] => 12000858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 304143 [patent_doc_number] => 07535284 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-19 [patent_title] => 'Switching control circuit' [patent_app_type] => utility [patent_app_number] => 11/959369 [patent_app_country] => US [patent_app_date] => 2007-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10526 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 265 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/535/07535284.pdf [firstpage_image] =>[orig_patent_app_number] => 11959369 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 247597 [patent_doc_number] => 07586352 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-08 [patent_title] => 'Converter having a time-delay circuit for PWM signals' [patent_app_type] => utility [patent_app_number] => 11/957945 [patent_app_country] => US [patent_app_date] => 2007-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2971 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/586/07586352.pdf [firstpage_image] =>[orig_patent_app_number] => 11957945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 256906 [patent_doc_number] => 07576584 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-18 [patent_title] => 'Clock generators for generation of in-phase and quadrature clock signals' [patent_app_type] => utility [patent_app_number] => 12/002430 [patent_app_country] => US [patent_app_date] => 2007-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4180 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/576/07576584.pdf [firstpage_image] =>[orig_patent_app_number] => 12002430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 73112 [patent_doc_number] => 07755409 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-13 [patent_title] => 'Clock signal generator' [patent_app_type] => utility [patent_app_number] => 12/001875 [patent_app_country] => US [patent_app_date] => 2007-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 26 [patent_no_of_words] => 5127 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/755/07755409.pdf [firstpage_image] =>[orig_patent_app_number] => 12001875 [rel_patent_id] =>[rel_patent_doc_number] =>)