| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3452904
[patent_doc_number] => 05430771
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-04
[patent_title] => 'Method of and apparatus for detecting the presence of data in a received signal by monitoring the spread of values to synchronize receiver'
[patent_app_type] => 1
[patent_app_number] => 7/850366
[patent_app_country] => US
[patent_app_date] => 1992-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 9097
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/430/05430771.pdf
[firstpage_image] =>[orig_patent_app_number] => 850366
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/850366 | Method of and apparatus for detecting the presence of data in a received signal by monitoring the spread of values to synchronize receiver | Mar 11, 1992 | Issued |
| 07/849197 | RADIO COMMUNICATION SYSTEM | Mar 10, 1992 | Abandoned |
Array
(
[id] => 2949573
[patent_doc_number] => 05260976
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-09
[patent_title] => 'Preamble recognition and synchronization detection in partial-response systems'
[patent_app_type] => 1
[patent_app_number] => 7/848567
[patent_app_country] => US
[patent_app_date] => 1992-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 7624
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/260/05260976.pdf
[firstpage_image] =>[orig_patent_app_number] => 848567
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/848567 | Preamble recognition and synchronization detection in partial-response systems | Mar 8, 1992 | Issued |
| 07/848417 | METHOD AND CIRCUITRY FOR MINIMIZING CLOCK-DATA SKEW IN A BUS SYSTEM | Mar 5, 1992 | Abandoned |
| 07/846651 | SYSTEM AND METHOD OF ESTIMATING EQUALIZER PERFORMANCE IN THE PRESENCE OF CHANNEL MISMATCH | Mar 4, 1992 | Abandoned |
Array
(
[id] => 3436648
[patent_doc_number] => 05416805
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-16
[patent_title] => 'Receiver for receiving frequency modulated signals and having a controlled acquisition band'
[patent_app_type] => 1
[patent_app_number] => 7/846056
[patent_app_country] => US
[patent_app_date] => 1992-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2275
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/416/05416805.pdf
[firstpage_image] =>[orig_patent_app_number] => 846056
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/846056 | Receiver for receiving frequency modulated signals and having a controlled acquisition band | Mar 4, 1992 | Issued |
Array
(
[id] => 3505804
[patent_doc_number] => 05509030
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-16
[patent_title] => 'RF receiver AGC incorporating time domain equalizer circuity'
[patent_app_type] => 1
[patent_app_number] => 7/846496
[patent_app_country] => US
[patent_app_date] => 1992-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2678
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/509/05509030.pdf
[firstpage_image] =>[orig_patent_app_number] => 846496
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/846496 | RF receiver AGC incorporating time domain equalizer circuity | Mar 3, 1992 | Issued |
| 07/835458 | CIRCUIT ARRANGEMENT WITH AT LEAST ONE INPUT AND AT LEAST ONE OUTPUT FOR FORWARDING AN INPUT SIGNAL THAT CAN BE FILTERED, PARALLELIZED AND DIGITIZED | Mar 1, 1992 | Abandoned |
| 07/843202 | INTEGRATED CIRCUIT HAVING CONTROLLED IMPEDANCES AND APPLICATION TO TRANSCEIVERS, IN PARTICULAR FOR COMMUNICATION BETWEEN UNITS OF A SYSTEM | Feb 27, 1992 | Abandoned |
| 07/842973 | PROCESS AND CIRCUIT FOR DETECTING TRANSMISSION USING BI-DIRECTIONAL DIFFERENTIAL LINKS | Feb 27, 1992 | Abandoned |
Array
(
[id] => 3048242
[patent_doc_number] => 05301208
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-05
[patent_title] => 'Transformer bus coupler'
[patent_app_type] => 1
[patent_app_number] => 7/843652
[patent_app_country] => US
[patent_app_date] => 1992-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3933
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 412
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/301/05301208.pdf
[firstpage_image] =>[orig_patent_app_number] => 843652
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/843652 | Transformer bus coupler | Feb 24, 1992 | Issued |
Array
(
[id] => 3087526
[patent_doc_number] => 05323426
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-06-21
[patent_title] => 'Elasticity buffer for data/clock synchronization'
[patent_app_type] => 1
[patent_app_number] => 7/839973
[patent_app_country] => US
[patent_app_date] => 1992-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3686
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 406
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/323/05323426.pdf
[firstpage_image] =>[orig_patent_app_number] => 839973
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/839973 | Elasticity buffer for data/clock synchronization | Feb 20, 1992 | Issued |
| 07/836912 | DEMODULATION DEVICE AND COMMUNICATION PROCESSING APPARATUS PROVIDED WITH SAME | Feb 18, 1992 | Abandoned |
Array
(
[id] => 3088162
[patent_doc_number] => 05297173
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-22
[patent_title] => 'Phase/frequency comparator for timing recovering circuit'
[patent_app_type] => 1
[patent_app_number] => 7/836872
[patent_app_country] => US
[patent_app_date] => 1992-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 9387
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/297/05297173.pdf
[firstpage_image] =>[orig_patent_app_number] => 836872
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/836872 | Phase/frequency comparator for timing recovering circuit | Feb 18, 1992 | Issued |
Array
(
[id] => 3062805
[patent_doc_number] => 05325404
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-06-28
[patent_title] => 'Synchronization device for performing synchronous circuit switching functions thru an asynchronous communication node'
[patent_app_type] => 1
[patent_app_number] => 7/836492
[patent_app_country] => US
[patent_app_date] => 1992-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6323
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/325/05325404.pdf
[firstpage_image] =>[orig_patent_app_number] => 836492
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/836492 | Synchronization device for performing synchronous circuit switching functions thru an asynchronous communication node | Feb 17, 1992 | Issued |
Array
(
[id] => 3426642
[patent_doc_number] => 05394440
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-02-28
[patent_title] => 'High speed modem systems incorporating distribution preserving Tomlinson encoding and decoding for secondary channels'
[patent_app_type] => 1
[patent_app_number] => 7/837490
[patent_app_country] => US
[patent_app_date] => 1992-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 7504
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/394/05394440.pdf
[firstpage_image] =>[orig_patent_app_number] => 837490
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/837490 | High speed modem systems incorporating distribution preserving Tomlinson encoding and decoding for secondary channels | Feb 17, 1992 | Issued |
Array
(
[id] => 3039497
[patent_doc_number] => 05317594
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-05-31
[patent_title] => 'Systems for and method of identifying V.fast modem within existing automatic interworking procedure standards'
[patent_app_type] => 1
[patent_app_number] => 7/819277
[patent_app_country] => US
[patent_app_date] => 1992-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3752
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/317/05317594.pdf
[firstpage_image] =>[orig_patent_app_number] => 819277
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/819277 | Systems for and method of identifying V.fast modem within existing automatic interworking procedure standards | Jan 12, 1992 | Issued |
Array
(
[id] => 2974905
[patent_doc_number] => 05274678
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-28
[patent_title] => 'Clock switching apparatus and method for computer systems'
[patent_app_type] => 1
[patent_app_number] => 7/815819
[patent_app_country] => US
[patent_app_date] => 1991-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6059
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/274/05274678.pdf
[firstpage_image] =>[orig_patent_app_number] => 815819
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/815819 | Clock switching apparatus and method for computer systems | Dec 29, 1991 | Issued |
Array
(
[id] => 3056907
[patent_doc_number] => 05287385
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-15
[patent_title] => 'Viterbi decoding system including variable-order equalizer'
[patent_app_type] => 1
[patent_app_number] => 7/810069
[patent_app_country] => US
[patent_app_date] => 1991-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 19
[patent_no_of_words] => 5144
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/287/05287385.pdf
[firstpage_image] =>[orig_patent_app_number] => 810069
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/810069 | Viterbi decoding system including variable-order equalizer | Dec 18, 1991 | Issued |
| 07/810719 | METHOD FOR THE REDUCTION OF PHASE NOISE INTRODUCED BY THE SDH NETWORK (SYNCHRONOUS DIGITAL HIERARCHY NETWORK) BY POINTER JUSTIFICATION AND INTEGRATED CIRCUITS FOR THE IMPLEMENTATION OF THE METHOD | Dec 17, 1991 | Abandoned |