
Hai Vo
Examiner (ID: 8641, Phone: (571)272-1485 , Office: P/1788 )
| Most Active Art Unit | 1788 |
| Art Unit(s) | 1787, 1751, 1759, 1771, 1794, 1788 |
| Total Applications | 1959 |
| Issued Applications | 974 |
| Pending Applications | 179 |
| Abandoned Applications | 825 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11564990
[patent_doc_number] => 09627588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-18
[patent_title] => 'Method for producing an optoelectronic semiconductor chip, and optoelectronic semiconductor chip'
[patent_app_type] => utility
[patent_app_number] => 15/018845
[patent_app_country] => US
[patent_app_date] => 2016-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 7533
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15018845
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/018845 | Method for producing an optoelectronic semiconductor chip, and optoelectronic semiconductor chip | Feb 7, 2016 | Issued |
Array
(
[id] => 11840280
[patent_doc_number] => 20170222000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'SEMICONDUCTOR DEVICES, FINFET DEVICES AND METHODS OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/009831
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5483
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15009831
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/009831 | Semiconductor devices, FinFET devices and methods of forming the same | Jan 28, 2016 | Issued |
Array
(
[id] => 11840037
[patent_doc_number] => 20170221757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'FINFET DEVICE AND METHOD OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/009832
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7022
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15009832
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/009832 | FinFET device and method of forming the same | Jan 28, 2016 | Issued |
Array
(
[id] => 11036303
[patent_doc_number] => 20160233259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-11
[patent_title] => 'SOLID STATE IMAGE SENSOR, METHOD OF MANUFACTURING SOLID STATE IMAGE SENSOR, AND IMAGE CAPTURING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/010340
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4294
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15010340
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/010340 | Solid state image sensor, method of manufacturing solid state image sensor, and image capturing system | Jan 28, 2016 | Issued |
Array
(
[id] => 11481698
[patent_doc_number] => 09588237
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'Digital X-ray detector and method for manufacturing the X-ray detector'
[patent_app_type] => utility
[patent_app_number] => 15/010270
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 3525
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15010270
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/010270 | Digital X-ray detector and method for manufacturing the X-ray detector | Jan 28, 2016 | Issued |
Array
(
[id] => 11353593
[patent_doc_number] => 20160372333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'DEVICE SUBSTRATE, METHOD OF MANUFACTURING DEVICE SUBSTRATE, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/010041
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5072
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15010041
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/010041 | Device substrate, method of manufacturing device substrate, and method of manufacturing semiconductor device | Jan 28, 2016 | Issued |
Array
(
[id] => 12334830
[patent_doc_number] => 09947611
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-17
[patent_title] => Through hole arrays for flexible layer interconnects
[patent_app_type] => utility
[patent_app_number] => 15/010279
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 3784
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15010279
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/010279 | Through hole arrays for flexible layer interconnects | Jan 28, 2016 | Issued |
Array
(
[id] => 13098847
[patent_doc_number] => 10068768
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-04
[patent_title] => Semiconductor device including line patterns
[patent_app_type] => utility
[patent_app_number] => 15/009921
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 8711
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15009921
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/009921 | Semiconductor device including line patterns | Jan 28, 2016 | Issued |
Array
(
[id] => 11840168
[patent_doc_number] => 20170221888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'METHOD OF FORMING SUPER STEEP RETROGRADE WELLS ON FINFET'
[patent_app_type] => utility
[patent_app_number] => 15/010189
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3082
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15010189
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/010189 | Method of forming super steep retrograde wells on FinFET | Jan 28, 2016 | Issued |
Array
(
[id] => 11207914
[patent_doc_number] => 09437546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-06
[patent_title] => 'Method of forming stacked trench contacts and structures formed thereby'
[patent_app_type] => utility
[patent_app_number] => 14/994109
[patent_app_country] => US
[patent_app_date] => 2016-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2271
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14994109
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/994109 | Method of forming stacked trench contacts and structures formed thereby | Jan 11, 2016 | Issued |
Array
(
[id] => 11000031
[patent_doc_number] => 20160196979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-07
[patent_title] => 'SELF-ALIGNED INSULATED FILM FOR HIGH-K METAL GATE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/989351
[patent_app_country] => US
[patent_app_date] => 2016-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3060
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14989351
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/989351 | Self-aligned insulated film for high-k metal gate device | Jan 5, 2016 | Issued |
Array
(
[id] => 13921569
[patent_doc_number] => 10204909
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-12
[patent_title] => Non-uniform gate oxide thickness for DRAM device
[patent_app_type] => utility
[patent_app_number] => 14/978305
[patent_app_country] => US
[patent_app_date] => 2015-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3969
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14978305
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/978305 | Non-uniform gate oxide thickness for DRAM device | Dec 21, 2015 | Issued |
Array
(
[id] => 11036375
[patent_doc_number] => 20160233332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-11
[patent_title] => 'ISOLATION NLDMOS DEVICE AND A MANUFACTURING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 14/978194
[patent_app_country] => US
[patent_app_date] => 2015-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2012
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14978194
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/978194 | Isolation NLDMOS device and a manufacturing method therefor | Dec 21, 2015 | Issued |
Array
(
[id] => 11710449
[patent_doc_number] => 20170178948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'INTERLEVEL AIRGAP DIELECTRIC'
[patent_app_type] => utility
[patent_app_number] => 14/977945
[patent_app_country] => US
[patent_app_date] => 2015-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2323
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14977945
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/977945 | Interlevel airgap dielectric | Dec 21, 2015 | Issued |
Array
(
[id] => 11740218
[patent_doc_number] => 09704811
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-07-11
[patent_title] => 'Perforated conductive material for EMI shielding of semiconductor device and components'
[patent_app_type] => utility
[patent_app_number] => 14/978294
[patent_app_country] => US
[patent_app_date] => 2015-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4252
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14978294
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/978294 | Perforated conductive material for EMI shielding of semiconductor device and components | Dec 21, 2015 | Issued |
Array
(
[id] => 11510347
[patent_doc_number] => 09601513
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-03-21
[patent_title] => 'Subsurface wires of integrated chip and methods of forming'
[patent_app_type] => utility
[patent_app_number] => 14/977899
[patent_app_country] => US
[patent_app_date] => 2015-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4026
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14977899
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/977899 | Subsurface wires of integrated chip and methods of forming | Dec 21, 2015 | Issued |
Array
(
[id] => 11502835
[patent_doc_number] => 20170077020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/978029
[patent_app_country] => US
[patent_app_date] => 2015-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5080
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14978029
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/978029 | SEMICONDUCTOR DEVICE | Dec 21, 2015 | Abandoned |
Array
(
[id] => 10993364
[patent_doc_number] => 20160190310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-30
[patent_title] => 'RADIO FREQUENCY LDMOS DEVICE AND A FABRICATION METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 14/978267
[patent_app_country] => US
[patent_app_date] => 2015-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5669
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14978267
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/978267 | Radio frequency LDMOS device and a fabrication method therefor | Dec 21, 2015 | Issued |
Array
(
[id] => 11087869
[patent_doc_number] => 20160284837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING STRESSOR AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/978155
[patent_app_country] => US
[patent_app_date] => 2015-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 7586
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14978155
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/978155 | Semiconductor device having stressor and method of fabricating the same | Dec 21, 2015 | Issued |
Array
(
[id] => 10758684
[patent_doc_number] => 20160104836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-14
[patent_title] => 'CONDUCTIVE BRIDGE MEMORY SYSTEM AND METHOD OF MANUFACTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/973429
[patent_app_country] => US
[patent_app_date] => 2015-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4029
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14973429
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/973429 | Conductive bridge memory system and method of manufacture thereof | Dec 16, 2015 | Issued |