
Hal W. Schnee
Examiner (ID: 1948, Phone: (571)270-1918 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | RD00, 2125, 2132, 2186, 2182, 2129 |
| Total Applications | 902 |
| Issued Applications | 728 |
| Pending Applications | 45 |
| Abandoned Applications | 152 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10454223
[patent_doc_number] => 20150339238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-26
[patent_title] => 'SYSTEMS AND METHODS FOR FASTER READ AFTER WRITE FORWARDING USING A VIRTUAL ADDRESS'
[patent_app_type] => utility
[patent_app_number] => 14/819255
[patent_app_country] => US
[patent_app_date] => 2015-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4307
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14819255
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/819255 | Systems and methods for faster read after write forwarding using a virtual address | Aug 4, 2015 | Issued |
Array
(
[id] => 12262604
[patent_doc_number] => 20180081800
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2018-03-22
[patent_title] => 'Creating A Dynamic Address Translation With Translation Exception Qualifiers'
[patent_app_type] => utility
[patent_app_number] => 14/809350
[patent_app_country] => US
[patent_app_date] => 2015-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 21656
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14809350
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/809350 | Creating a dynamic address translation with translation exception qualifiers | Jul 26, 2015 | Issued |
Array
(
[id] => 12262604
[patent_doc_number] => 20180081800
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2018-03-22
[patent_title] => 'Creating A Dynamic Address Translation With Translation Exception Qualifiers'
[patent_app_type] => utility
[patent_app_number] => 14/809350
[patent_app_country] => US
[patent_app_date] => 2015-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 21656
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14809350
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/809350 | Creating a dynamic address translation with translation exception qualifiers | Jul 26, 2015 | Issued |
Array
(
[id] => 10764136
[patent_doc_number] => 20160110291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'COORDINATION BETWEEN MEMORY-SAVING MECHANISMS IN COMPUTERS THAT RUN VIRTUAL MACHINES'
[patent_app_type] => utility
[patent_app_number] => 14/797201
[patent_app_country] => US
[patent_app_date] => 2015-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4380
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14797201
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/797201 | Coordination between memory-saving mechanisms in computers that run virtual machines | Jul 12, 2015 | Issued |
Array
(
[id] => 10425888
[patent_doc_number] => 20150310899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-29
[patent_title] => 'SEMICONDUCTOR DEVICE AND DATA PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/793407
[patent_app_country] => US
[patent_app_date] => 2015-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 9589
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14793407
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/793407 | Semiconductor device and data processing system with coordinated calibration and refresh operations | Jul 6, 2015 | Issued |
Array
(
[id] => 10999137
[patent_doc_number] => 20160196084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-07
[patent_title] => 'HARD DISK DEVICE WITH REDUCED POWER CONSUMPTION AND POWER CONSUMPTION REDUCING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/723034
[patent_app_country] => US
[patent_app_date] => 2015-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9467
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14723034
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/723034 | HARD DISK DEVICE WITH REDUCED POWER CONSUMPTION AND POWER CONSUMPTION REDUCING METHOD THEREOF | May 26, 2015 | Abandoned |
Array
(
[id] => 11109773
[patent_doc_number] => 20160306743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-20
[patent_title] => 'VIRTUALIZATION-AWARE PREFETCHING'
[patent_app_type] => utility
[patent_app_number] => 14/685673
[patent_app_country] => US
[patent_app_date] => 2015-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6468
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14685673
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/685673 | Virtualization-aware prefetching | Apr 13, 2015 | Issued |
Array
(
[id] => 13029301
[patent_doc_number] => 10037270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Reducing memory commit charge when compressing memory
[patent_app_type] => utility
[patent_app_number] => 14/685977
[patent_app_country] => US
[patent_app_date] => 2015-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 16884
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14685977
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/685977 | Reducing memory commit charge when compressing memory | Apr 13, 2015 | Issued |
Array
(
[id] => 11109590
[patent_doc_number] => 20160306560
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-20
[patent_title] => 'EFFICIENT DEDUPLICATION DATABASE VALIDATION'
[patent_app_type] => utility
[patent_app_number] => 14/686038
[patent_app_country] => US
[patent_app_date] => 2015-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 32720
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14686038
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/686038 | Efficient deduplication database validation | Apr 13, 2015 | Issued |
Array
(
[id] => 11724058
[patent_doc_number] => 09696913
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-07-04
[patent_title] => 'Tier-optimized write scheme'
[patent_app_type] => utility
[patent_app_number] => 14/684536
[patent_app_country] => US
[patent_app_date] => 2015-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5431
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14684536
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/684536 | Tier-optimized write scheme | Apr 12, 2015 | Issued |
Array
(
[id] => 10416747
[patent_doc_number] => 20150301757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-22
[patent_title] => 'STORAGE APPARATUS AND STORAGE CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/682145
[patent_app_country] => US
[patent_app_date] => 2015-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 16030
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14682145
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/682145 | Prefetching monitored areas in a storage apparatus | Apr 8, 2015 | Issued |
Array
(
[id] => 11213828
[patent_doc_number] => 09442863
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-09-13
[patent_title] => 'Cache entry management using read direction detection'
[patent_app_type] => utility
[patent_app_number] => 14/682130
[patent_app_country] => US
[patent_app_date] => 2015-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4156
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14682130
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/682130 | Cache entry management using read direction detection | Apr 8, 2015 | Issued |
Array
(
[id] => 11810771
[patent_doc_number] => 09715341
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-25
[patent_title] => 'Operating a memory device using a program order stamp to control a read voltage'
[patent_app_type] => utility
[patent_app_number] => 14/681389
[patent_app_country] => US
[patent_app_date] => 2015-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 42
[patent_no_of_words] => 16878
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14681389
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/681389 | Operating a memory device using a program order stamp to control a read voltage | Apr 7, 2015 | Issued |
Array
(
[id] => 11452022
[patent_doc_number] => 09575664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-21
[patent_title] => 'Workload-aware I/O scheduler in software-defined hybrid storage system'
[patent_app_type] => utility
[patent_app_number] => 14/681329
[patent_app_country] => US
[patent_app_date] => 2015-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6259
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 355
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14681329
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/681329 | Workload-aware I/O scheduler in software-defined hybrid storage system | Apr 7, 2015 | Issued |
Array
(
[id] => 11896873
[patent_doc_number] => 09766808
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-19
[patent_title] => 'Expanding variable sub-column widths as needed to store data in memory'
[patent_app_type] => utility
[patent_app_number] => 14/681478
[patent_app_country] => US
[patent_app_date] => 2015-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11287
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14681478
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/681478 | Expanding variable sub-column widths as needed to store data in memory | Apr 7, 2015 | Issued |
Array
(
[id] => 11239089
[patent_doc_number] => 09465734
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-10-11
[patent_title] => 'Coalition based memory management'
[patent_app_type] => utility
[patent_app_number] => 14/681364
[patent_app_country] => US
[patent_app_date] => 2015-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6779
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14681364
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/681364 | Coalition based memory management | Apr 7, 2015 | Issued |
Array
(
[id] => 11430809
[patent_doc_number] => 09569125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-14
[patent_title] => 'Mapping object interface into a powered storage device system'
[patent_app_type] => utility
[patent_app_number] => 14/681862
[patent_app_country] => US
[patent_app_date] => 2015-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5508
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14681862
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/681862 | Mapping object interface into a powered storage device system | Apr 7, 2015 | Issued |
Array
(
[id] => 10308151
[patent_doc_number] => 20150193152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-09
[patent_title] => 'INFORMATION STORAGE SYSTEM AND METHOD OF CONTROLLING INFORMATION STORAGE SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/664066
[patent_app_country] => US
[patent_app_date] => 2015-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 15232
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14664066
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/664066 | Relocating data in tiered pool using multiple modes of moving data | Mar 19, 2015 | Issued |
Array
(
[id] => 11889734
[patent_doc_number] => 09760295
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-12
[patent_title] => 'Atomic rights in a distributed memory system'
[patent_app_type] => utility
[patent_app_number] => 14/640610
[patent_app_country] => US
[patent_app_date] => 2015-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 5410
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14640610
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/640610 | Atomic rights in a distributed memory system | Mar 5, 2015 | Issued |
Array
(
[id] => 11062626
[patent_doc_number] => 20160259588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'EFFICIENT REBUILD OF STORAGE DEVICES IN A REDUNDANT ARRAY OF INDEPENDENT DISKS (RAID)'
[patent_app_type] => utility
[patent_app_number] => 14/640157
[patent_app_country] => US
[patent_app_date] => 2015-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5119
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14640157
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/640157 | Efficient rebuild of storage devices in a redundant array of independent disks (RAID) | Mar 5, 2015 | Issued |