
Hamdy S. Ahmed
Examiner (ID: 14068, Phone: (571)270-1027 , Office: P/2133 )
| Most Active Art Unit | 2189 |
| Art Unit(s) | 2186, 2181, 2192, 2133, 2188, 2189, 2139 |
| Total Applications | 388 |
| Issued Applications | 312 |
| Pending Applications | 3 |
| Abandoned Applications | 74 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4973088
[patent_doc_number] => 20070113091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'Extensible fingerprinting functions and content addressed storage system using the same'
[patent_app_type] => utility
[patent_app_number] => 11/280502
[patent_app_country] => US
[patent_app_date] => 2005-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6225
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20070113091.pdf
[firstpage_image] =>[orig_patent_app_number] => 11280502
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/280502 | Extensible fingerprinting functions and content addressed storage system using the same | Nov 15, 2005 | Issued |
Array
(
[id] => 4973010
[patent_doc_number] => 20070113013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'Microprocessor having a power-saving instruction cache way predictor and instruction replacement scheme'
[patent_app_type] => utility
[patent_app_number] => 11/272719
[patent_app_country] => US
[patent_app_date] => 2005-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6058
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20070113013.pdf
[firstpage_image] =>[orig_patent_app_number] => 11272719
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/272719 | Microprocessor having a power-saving instruction cache way predictor and instruction replacement scheme | Nov 14, 2005 | Issued |
Array
(
[id] => 604846
[patent_doc_number] => 07434023
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-07
[patent_title] => 'Memory device'
[patent_app_type] => utility
[patent_app_number] => 11/271913
[patent_app_country] => US
[patent_app_date] => 2005-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 8669
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/434/07434023.pdf
[firstpage_image] =>[orig_patent_app_number] => 11271913
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/271913 | Memory device | Nov 13, 2005 | Issued |
Array
(
[id] => 4973037
[patent_doc_number] => 20070113040
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'Method, apparatus and system for memory instructions in processors with embedded memory controllers'
[patent_app_type] => utility
[patent_app_number] => 11/274686
[patent_app_country] => US
[patent_app_date] => 2005-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2445
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20070113040.pdf
[firstpage_image] =>[orig_patent_app_number] => 11274686
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/274686 | Method, apparatus and system for memory instructions in processors with embedded memory controllers | Nov 13, 2005 | Issued |
Array
(
[id] => 4973015
[patent_doc_number] => 20070113018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'Method, apparatus, and a system for efficient context switch'
[patent_app_type] => utility
[patent_app_number] => 11/273809
[patent_app_country] => US
[patent_app_date] => 2005-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1693
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20070113018.pdf
[firstpage_image] =>[orig_patent_app_number] => 11273809
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/273809 | Method, apparatus, and a system for efficient context switch | Nov 13, 2005 | Issued |
Array
(
[id] => 288470
[patent_doc_number] => 07552306
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-23
[patent_title] => 'System and method for the sub-allocation of shared memory'
[patent_app_type] => utility
[patent_app_number] => 11/273048
[patent_app_country] => US
[patent_app_date] => 2005-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4530
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/552/07552306.pdf
[firstpage_image] =>[orig_patent_app_number] => 11273048
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/273048 | System and method for the sub-allocation of shared memory | Nov 13, 2005 | Issued |
Array
(
[id] => 5510301
[patent_doc_number] => 20090083508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-26
[patent_title] => 'SYSTEM AS WELL AS METHOD FOR MANAGING MEMORY SPACE'
[patent_app_type] => utility
[patent_app_number] => 11/719114
[patent_app_country] => US
[patent_app_date] => 2005-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3133
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20090083508.pdf
[firstpage_image] =>[orig_patent_app_number] => 11719114
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/719114 | SYSTEM AS WELL AS METHOD FOR MANAGING MEMORY SPACE | Nov 3, 2005 | Abandoned |
Array
(
[id] => 7600041
[patent_doc_number] => 07386670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-10
[patent_title] => 'Processing of self-modifying code in multi-address-space and multi-processor systems'
[patent_app_type] => utility
[patent_app_number] => 11/254290
[patent_app_country] => US
[patent_app_date] => 2005-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4236
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/386/07386670.pdf
[firstpage_image] =>[orig_patent_app_number] => 11254290
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/254290 | Processing of self-modifying code in multi-address-space and multi-processor systems | Oct 18, 2005 | Issued |
Array
(
[id] => 9980414
[patent_doc_number] => 09026744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-05
[patent_title] => 'Enforcing strongly-ordered requests in a weakly-ordered processing'
[patent_app_type] => utility
[patent_app_number] => 11/253307
[patent_app_country] => US
[patent_app_date] => 2005-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4153
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11253307
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/253307 | Enforcing strongly-ordered requests in a weakly-ordered processing | Oct 18, 2005 | Issued |
Array
(
[id] => 4984369
[patent_doc_number] => 20070088928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-19
[patent_title] => 'Methods and systems for locking in storage controllers'
[patent_app_type] => utility
[patent_app_number] => 11/253368
[patent_app_country] => US
[patent_app_date] => 2005-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6182
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20070088928.pdf
[firstpage_image] =>[orig_patent_app_number] => 11253368
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/253368 | Methods and systems for locking in storage controllers | Oct 18, 2005 | Issued |
Array
(
[id] => 279834
[patent_doc_number] => 07558919
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-07-07
[patent_title] => 'Dynamic cache partitioning'
[patent_app_type] => utility
[patent_app_number] => 11/254089
[patent_app_country] => US
[patent_app_date] => 2005-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 17008
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/558/07558919.pdf
[firstpage_image] =>[orig_patent_app_number] => 11254089
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/254089 | Dynamic cache partitioning | Oct 18, 2005 | Issued |
Array
(
[id] => 4641913
[patent_doc_number] => 08019947
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-13
[patent_title] => 'Technique for thread communication and synchronization'
[patent_app_type] => utility
[patent_app_number] => 11/254286
[patent_app_country] => US
[patent_app_date] => 2005-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4053
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/019/08019947.pdf
[firstpage_image] =>[orig_patent_app_number] => 11254286
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/254286 | Technique for thread communication and synchronization | Oct 18, 2005 | Issued |
Array
(
[id] => 5200699
[patent_doc_number] => 20070300017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-27
[patent_title] => 'Organizing Content'
[patent_app_type] => utility
[patent_app_number] => 11/575684
[patent_app_country] => US
[patent_app_date] => 2005-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12041
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0300/20070300017.pdf
[firstpage_image] =>[orig_patent_app_number] => 11575684
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/575684 | Organizing Content | Sep 15, 2005 | Abandoned |
Array
(
[id] => 5058601
[patent_doc_number] => 20070061523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-15
[patent_title] => 'System, computer readable medium and method for multi-tiered data access'
[patent_app_type] => utility
[patent_app_number] => 11/227053
[patent_app_country] => US
[patent_app_date] => 2005-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20070061523.pdf
[firstpage_image] =>[orig_patent_app_number] => 11227053
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/227053 | System, computer readable medium and method for multi-tiered data access | Sep 14, 2005 | Issued |
Array
(
[id] => 5795017
[patent_doc_number] => 20060015698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-19
[patent_title] => 'Method and apparatus for data backup'
[patent_app_type] => utility
[patent_app_number] => 11/226204
[patent_app_country] => US
[patent_app_date] => 2005-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3696
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20060015698.pdf
[firstpage_image] =>[orig_patent_app_number] => 11226204
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/226204 | Method and apparatus for data backup | Sep 14, 2005 | Abandoned |
Array
(
[id] => 288466
[patent_doc_number] => 07552302
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-06-23
[patent_title] => 'Ordering operation'
[patent_app_type] => utility
[patent_app_number] => 11/227448
[patent_app_country] => US
[patent_app_date] => 2005-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3588
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/552/07552302.pdf
[firstpage_image] =>[orig_patent_app_number] => 11227448
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/227448 | Ordering operation | Sep 13, 2005 | Issued |
Array
(
[id] => 316864
[patent_doc_number] => 07526620
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-04-28
[patent_title] => 'Disk sanitization in an active file system'
[patent_app_type] => utility
[patent_app_number] => 11/227813
[patent_app_country] => US
[patent_app_date] => 2005-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5594
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/526/07526620.pdf
[firstpage_image] =>[orig_patent_app_number] => 11227813
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/227813 | Disk sanitization in an active file system | Sep 13, 2005 | Issued |
Array
(
[id] => 832529
[patent_doc_number] => 07401202
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-07-15
[patent_title] => 'Memory addressing'
[patent_app_type] => utility
[patent_app_number] => 11/227423
[patent_app_country] => US
[patent_app_date] => 2005-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1903
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/401/07401202.pdf
[firstpage_image] =>[orig_patent_app_number] => 11227423
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/227423 | Memory addressing | Sep 13, 2005 | Issued |
Array
(
[id] => 350706
[patent_doc_number] => 07496719
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-24
[patent_title] => 'Universal nonvolatile memory boot mode'
[patent_app_type] => utility
[patent_app_number] => 11/189448
[patent_app_country] => US
[patent_app_date] => 2005-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7780
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/496/07496719.pdf
[firstpage_image] =>[orig_patent_app_number] => 11189448
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/189448 | Universal nonvolatile memory boot mode | Jul 25, 2005 | Issued |
Array
(
[id] => 261835
[patent_doc_number] => 07574569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-11
[patent_title] => 'Method and system for time-weighted history block management'
[patent_app_type] => utility
[patent_app_number] => 11/189651
[patent_app_country] => US
[patent_app_date] => 2005-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4611
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/574/07574569.pdf
[firstpage_image] =>[orig_patent_app_number] => 11189651
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/189651 | Method and system for time-weighted history block management | Jul 25, 2005 | Issued |